Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/am486/am486dx2-50"
(Created page with "{{amd title|Am486DX2-50}} {{mpu | name = Am486DX2-50 | no image = Yes | image = | image size = | caption = | de...") |
|||
| Line 39: | Line 39: | ||
| core stepping 2 = | | core stepping 2 = | ||
| process = 700 nm | | process = 700 nm | ||
| − | | process | + | | process 2 = 500 nm |
| transistors = 1,200,000 | | transistors = 1,200,000 | ||
| technology = CMOS | | technology = CMOS | ||
Revision as of 03:48, 15 May 2016
Template:mpu Am486DX2-50 was an 80486-compatible microprocessor introduced by AMD in 1993. This processor had a clock multiplier of 2 having base frequency of 50 MHz with a FSB frequency of 25 MHz.
Cache
- Main article: 80486 § Cache
| Cache Info [Edit Values] | ||
| L1$ | 8 KB "KB" is not declared as a valid unit of measurement for this property. |
1x8 KB 4-way set associative (unified, write-through policy) |
Graphics
This chip had no integrated graphics processing unit.
