From WikiChip
Search results
Page title matches
- ...an]]''' property holding whether the microprocessors has support for Intel VT-d Technology.121 bytes (19 words) - 08:22, 30 November 2016
-
121 bytes (19 words) - 08:22, 30 November 2016
Page text matches
-
9 KB (885 words) - 07:19, 10 December 2013
- * '''Tech:''' {{intel|EIST}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|Hyper-threading}}, and {{intel|TBT}}. ...%2 Cores|{{intel|Trusted Execution Technology|TXT}}|{{intel|vPro}}|{{intel|VT-d}}|ECC}}43 KB (5,739 words) - 21:30, 22 April 2024
- | vt-d = Yes4 KB (404 words) - 16:22, 13 December 2017
- | vt-d = Yes3 KB (401 words) - 14:24, 12 February 2019
- | vt-d = Yes3 KB (399 words) - 16:22, 13 December 2017
- | vt-d = Yes3 KB (400 words) - 16:22, 13 December 2017
- | vt-d = Yes3 KB (399 words) - 16:22, 13 December 2017
- | vt-d = Yes3 KB (386 words) - 09:14, 26 December 2017
- | vt-d = Yes3 KB (401 words) - 16:22, 13 December 2017
- | vt-d = Yes3 KB (397 words) - 16:22, 13 December 2017
- | vt-d = Yes3 KB (398 words) - 16:22, 13 December 2017
- | vt-d = Yes4 KB (406 words) - 16:22, 13 December 2017
- | vt-d = Yes4 KB (404 words) - 16:19, 13 December 2017
- | vt-d = Yes3 KB (401 words) - 16:19, 13 December 2017
- | vt-d = Yes3 KB (396 words) - 16:22, 13 December 2017
- | vt-d = Yes3 KB (391 words) - 16:22, 13 December 2017
- | vt-d = Yes3 KB (399 words) - 16:27, 13 December 2017
- | vt-d = Yes5 KB (469 words) - 16:22, 13 December 2017
- | vt-d =4 KB (407 words) - 16:22, 13 December 2017
- | vt-d =4 KB (401 words) - 16:22, 13 December 2017
- | vt-d = Yes4 KB (395 words) - 16:22, 13 December 2017
- | vt-d = Yes4 KB (424 words) - 16:22, 13 December 2017
- | vt-d = Yes4 KB (405 words) - 16:22, 13 December 2017
- | vt-d = Yes4 KB (460 words) - 15:03, 24 March 2019
- | vt-d = Yes4 KB (409 words) - 16:19, 13 December 2017
- | vt-d = Yes4 KB (454 words) - 18:17, 2 November 2019
- | vt-d = Yes4 KB (409 words) - 16:19, 13 December 2017
- | vt-d =4 KB (415 words) - 16:19, 13 December 2017
- ...SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES) as well as {{intel|VT-x}}, {{intel|VT-d}}, {{intel|EPT}}, and {{intel|Secure Boot}}. Models vary from [[2 cores]] u17 KB (2,292 words) - 09:32, 16 July 2019
- | vt-d =4 KB (462 words) - 16:15, 13 December 2017
- | vt-d =4 KB (472 words) - 16:15, 13 December 2017
- | vt-d =4 KB (475 words) - 17:42, 27 March 2018
- | vt-d =5 KB (573 words) - 16:15, 13 December 2017
- | vt-d =5 KB (572 words) - 16:15, 13 December 2017
-
6 KB (744 words) - 18:35, 14 January 2019
-
5 KB (736 words) - 03:44, 19 August 2023
- | vt-d =5 KB (558 words) - 16:15, 13 December 2017
- | vt-d =4 KB (424 words) - 16:15, 13 December 2017
- | vt-d =4 KB (449 words) - 16:15, 13 December 2017
- | vt-d =4 KB (467 words) - 16:15, 13 December 2017
- | vt-d =4 KB (418 words) - 16:15, 13 December 2017
- | vt-d =4 KB (412 words) - 16:15, 13 December 2017
-
38 KB (5,468 words) - 20:29, 23 May 2019
-
7 KB (872 words) - 19:42, 30 November 2017
- * '''Tech:''' {{intel|VT-x}}/{{intel|VT-d}}, {{intel|EPT}}, {{intel|SpeedStep}} (EIST), {{intel|IPT}}, {{intel|Secure * '''Tech:''' {{intel|Hyper-Threading}}, {{intel|VT-x}}, {{intel|VT-d}}/{{intel|EPT}}, {{intel|SpeedStep}} (EIST), {{intel|Flex Memory}}, {{intel20 KB (2,661 words) - 00:45, 11 October 2017
- * '''Tech:''' {{intel|VT-x}}, {{intel|VT-d}}, {{intel|EPT}}, {{intel|SpeedStep}} (EIST), Software Guard ({{intel|SGX}} * '''Tech:''' {{intel|vPro}}, {{intel|VT-x}}, {{intel|VT-d}}, {{intel|TSX}}, {{intel|SpeedStep}} (EIST), Software Guard ({{intel|SGX}}25 KB (3,201 words) - 03:13, 22 September 2018
- | vt-d =4 KB (529 words) - 17:41, 27 March 2018
-
5 KB (701 words) - 17:40, 27 March 2018
- | vt-d =4 KB (540 words) - 17:40, 27 March 2018
- | vt-d =4 KB (544 words) - 17:43, 27 March 2018