• arm holdings/microarchitectures/cortex-a77
  *** Execution units ...eady to be fetched. Additionally, there is a return stack which stores the address and instruction set state ({{arm|AArch32}}/R14 or {{arm|AArch64}}/X30) on b
  17 KB (2,555 words) - 06:08, 16 June 2023
• arm holdings/microarchitectures/cortex-a78
  *** Execution units ...eady to be fetched. Additionally, there is a return stack which stores the address and instruction set state ({{arm|AArch32}}/R14 or {{arm|AArch64}}/X30) on b
  21 KB (3,067 words) - 09:25, 31 March 2022
• sifive/microarchitectures/7 series
  ...ctures, enabling up to 10% higher frequency. SiFive reworked the execution units. The new design can handle up to two instruction being issued at once, this ...ycle [[load-to-use latency]] where the first stage is used for the address generation and the last stage can be used to operate on the data.
  4 KB (625 words) - 09:16, 28 November 2018
• nec/microarchitectures/sx-aurora
  ...rora deviates from all prior chips in the kind of markets it's designed to address. Therefore, NEC made slightly different design choice compared to prior gen ...to the sixteen ports on the mesh network. 16 elements/cycle vector address generation and translation, as well as 17 requests issued/cycle, can be performed. The
  16 KB (2,497 words) - 13:30, 15 May 2020
• tesla (car company)/fsd chip
  ...ing at 2.2 GHz, a Mali G71 MP12 GPU operating 1 GHz, 2 [[neural processing units]] operating at 2 GHz, and various other hardware accelerators. The FSD supp The FSD chip integrates two custom-designed [[neural processing units]]. Each NPU packs 32 MiB of SRAM designed for storing temporary network res
  13 KB (1,952 words) - 20:34, 16 September 2023
• amd/packages/socket g34
  ...mance per Watt and scalability. The designation G34 stands for AMD's third generation server socket with four memory channels. Socket G34 has a [[DDR3]] memory i ...d|K10|l=arch}} microarchitecture, and Family 15h featuring up to 8 compute units (not exactly 16 cores) based on the {{amd|Bulldozer|l=arch}} and {{amd|Pile
  36 KB (7,214 words) - 15:50, 23 April 2022

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)