From WikiChip
Editing Power ISA v3.0

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 1: Line 1:
−
<h3>Broader data type support</h3>
+
Broader data type support
−
<ul>
+
• 128-bit IEEE 754 Quad-Precision Float – Full width quad-precision for financial and security applications
−
<li>128-bit IEEE 754 Quad-Precision Float – Full width quad-precision for financial and security applications</li>
+
• Expanded BCD and 128b Decimal Integer – For database and native analytics
−
<li>Expanded BCD and 128b Decimal Integer – For database and native analytics</li>
+
• Half-Precision Float Conversion – Optimized for accelerator bandwidth and data exchange
−
<li>Half-Precision Float Conversion – Optimized for accelerator bandwidth and data exchange</li>
 
−
</ul>
 
  
−
<h3>Support Emerging Algorithms</h3>
+
Support Emerging Algorithms
−
<li>Enhanced Arithmetic and SIMD</li>
+
• Enhanced Arithmetic and SIMD
−
<li>Random Number Generation Instruction</li>
+
• Random Number Generation Instruction
−
</ul>
 
  
−
<h3>Accelerate Emerging Workloads</h3>
+
Accelerate Emerging Workloads
−
<ul>
+
• Memory Atomics – For high scale data-centric applications
−
<li>Memory Atomics – For high scale data-centric applications</li>
+
• Hardware Assisted Garbage Collection – Optimize response time of interpretive languages
−
<li>Hardware Assisted Garbage Collection – Optimize response time of interpretive languages</li>
 
−
</ul>
 
  
−
<h3>Cloud Optimization</h3>
+
Cloud Optimization
−
<ul>
+
• Enhanced Translation Architecture – Optimized for Linux
−
<li>Enhanced Translation Architecture – Optimized for Linux</li>
+
• New Interrupt Architecture – Automated partition routing for extreme virtualization
−
<li>New Interrupt Architecture – Automated partition routing for extreme virtualization</li>
+
• Enhanced Accelerator Virtualization
−
<li>Enhanced Accelerator Virtualization</li>
+
• Hardware Enforced Trusted Execution
−
<li>Hardware Enforced Trusted Execution</li>
 
−
</ul>
 
  
−
<h3>Energy & Frequency Management</h3>
+
Energy & Frequency Management
−
<ul>
+
• POWER9 Workload Optimized Frequency – Manage energy between threads and cores with reduced wakeup latency
−
<li>POWER9 Workload Optimized Frequency – Manage energy between threads and cores with reduced wakeup latency</li>
 
−
</ul>
 
  
 
(Source: https://cdn2.hubspot.net/hubfs/652102/Documents/POWER9-Features-and-Specifications.pdf?t=1497275206540, page 12)
 
(Source: https://cdn2.hubspot.net/hubfs/652102/Documents/POWER9-Features-and-Specifications.pdf?t=1497275206540, page 12)

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
Retrieved from "https://en.wikichip.org/wiki/Power_ISA_v3.0"