Semiconductor & Computer Engineering
From WikiChip
Editing MCST/elbrus-4s
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
| Latest revision | Your text | ||
| Line 9: | Line 9: | ||
| first announced = | | first announced = | ||
| first launched = 2014 | | first launched = 2014 | ||
| − | | arch = Elbrus (VLIW) | + | | arch = Elbrus (VLIW) |
| isa = | | isa = | ||
| microarch = | | microarch = | ||
| − | | word = | + | | word = |
| proc = 65 nm | | proc = 65 nm | ||
| tech = | | tech = | ||
| − | | clock | + | | clock min = |
| − | | package = | + | | clock max = 800 MHz |
| − | | socket = | + | | package = |
| − | | succession = | + | | socket = |
| − | | predecessor = | + | | succession = <!-- yes for succession info --> |
| − | | predecessor link = | + | | predecessor = |
| − | | successor = | + | | predecessor link = |
| − | | successor link = | + | | successor = |
| + | | successor link = | ||
}} | }} | ||
'''Elbrus-4S''' (rus. ''Эльбрус-4С'', code designation: '''1891ВМ8Я''') is an universal multi-core [[VLIW]] [[microprocessor]] with the Elbrus architecture, developed by the russian company [[MCST]]. | '''Elbrus-4S''' (rus. ''Эльбрус-4С'', code designation: '''1891ВМ8Я''') is an universal multi-core [[VLIW]] [[microprocessor]] with the Elbrus architecture, developed by the russian company [[MCST]]. | ||
| − | + | The «Elbrus-4S» processor contains 4 cores, level 2 cache memory with a total capacity of 8 megabytes, 3 memory controllers, 3 interprocessor communication channels and an input-output channel. Each processor core executes 23 instructions per cycle. The average power dissipation is 45 watts. The microprocessor is intended for use in personal computers and servers. | |
| − | The «Elbrus-4S» processor contains 4 cores, level 2 cache memory with a total capacity of 8 megabytes, 3 memory controllers | ||
| − | + | [[Category:all microprocessor families]] | |
| − | |||
| − | |||
| − | [[Category:all microprocessor families | ||
| − | |||
Facts about "MCST/elbrus-4s"
| designer | MCST + |
| first launched | 2014 + |
| full page name | MCST/elbrus-4s + |
| instance of | microprocessor family + |
| main designer | MCST + |
| name | Elbrus-4S + |
| package | HFCBGA 1600 + |
| process | 65 nm (0.065 μm, 6.5e-5 mm) + |
| socket | Surface mount + |
| word size | 64 bit (8 octets, 16 nibbles) + |
