From WikiChip
Revision history of "File:cascade lake sp 4-way 2 upi.svg"
View logs for this page

Diff selection: Mark the radio boxes of the revisions to compare and hit enter or the button at the bottom.
Legend: (cur) = difference with latest revision, (prev) = difference with preceding revision, m = minor edit.

  • (cur | prev) 16:34, 19 November 2018David (talk | contribs). . (151 bytes) (+151). . (Intel {{intel|Cascade Lake SP|l=core}} 4-way SMP with 2 {{intel|UPI}} links. WikiChip's own drawing.)