• number system
  ...ndependently: <math>[1]_8 [2]_8 [3]_8 [5]_8 = 1235_8</math>. Note that the conversion from octal back to binary can just as easily be done by simple converting e ...that just like [[octal]] is also a power of 2 (<math>2^4</math>), meaning conversion from binary to hex can be done by simply breaking down a [[binary number]]
  7 KB (935 words) - 07:08, 2 December 2015
• intel/microarchitectures/gen9.5
  ** Power consumption is reduced ...c. One of the big changes in Gen9 was that the Unslice now sits on its own power/clock domain. This change allows the Unslice to operate at its own speed pr
  29 KB (3,752 words) - 13:14, 19 April 2023
• intel/microarchitectures/gen9
  ** Now sits on its own power gating/clock domain ...ic. One of the big changes in Gen9 is that the Unslice now sits on its own power/clock domain. This change allows the Unslice to operate at its own speed pr
  33 KB (4,255 words) - 17:41, 1 November 2018
• x86/avx-512
  : {{link|BFloat16}} multiply-add and conversion instructions for deep learning. ...rmance optimizations where execution resources are dynamically disabled if power or thermal limits are reached instead of downclocking the CPU core which al
  83 KB (13,667 words) - 15:45, 16 March 2023
• voltage regulator module
  ...12/5/3.3 [[volt|V]] [[direct current|DC]] power rail that comes from the [[power supply unit]] into the much lower [[operating voltage]] of the [[integrated ...a VRM circuit. On the left side is the typical 12 V which comes from the [[power supply unit]]. There are two [[MOSFETs]] just before point ''A'', a low-sid
  18 KB (3,026 words) - 16:55, 19 January 2020
• samsung/microarchitectures/m1
  ...ctronics. This was Samsung's first in-house developed high-performance low-power [[ARM]] microarchitecture. ...hief architect of [[AMD]]'s {{amd|Bobcat|l=arch}} microarchitecture, a low-power [[x86]] design.
  13 KB (1,962 words) - 14:48, 21 February 2019
• samsung/microarchitectures/m3
  ...3 was fabricated on Samsung's second generation [[10 nm process|10LPP (Low Power Plus) process]]. ...rypto EU, simple vector EU, vector shuffle/shift/mul, new FP store, new FP conversion
  20 KB (3,149 words) - 10:44, 15 February 2020
• intel/microarchitectures/polaris
  ...). Finally, three stages are dedicated to the addition, normalization, and conversion back to base-2 steps (S₆-S₈). ...and performances the necessary synchronizations of data transfers and the power management (e.g., since the core may be stalling on data). 38-bit FLITs get
  16 KB (2,552 words) - 23:22, 17 May 2019
• arm/a64
  ...ing of the GPR count was done in order to improve both the performance and power of the implementations (designed to reduce cache accesses). Banking was eli ...uctions were also added to support the 2008 version of the standard (e.g., conversion, min/max).
  3 KB (446 words) - 01:03, 19 January 2022
• brainchip/akida
  * Conversion complex used to convert sensory and data to spikes ...useful. Akida incorporates a conversion complex with a set of specialized conversion units for handling digital, analog, vision, sound and other data types to s
  3 KB (382 words) - 10:43, 28 September 2018
• brain floating-point format
  ...~1e^-38 to ~3e³⁸). This allows for relatively simpler conversion between the two data types. In other words, while some resolution is lost, ...ntissa brings a number of other advantages such as reducing the multiplier power and physical silicon area.
  4 KB (582 words) - 12:35, 26 April 2021
• cea-leti/microarchitectures/tsarlet
  ...abilities with superior inter-chip capabilities while reducing the overall power and production cost. *** Per-chiplet voltage regulator and power management
  12 KB (1,895 words) - 10:17, 27 March 2020
• alchemy/au1200-333mgc
  '''Au1200-333MGC''' was a {{arch|32}} ultra low power embedded microprocessor with an {{alchemy|Au1|l=arch}} CPU core implementin ** Support for UYVY and Bayer RGB to planar format conversion
  6 KB (862 words) - 01:16, 19 March 2022
• alchemy/au1200-333mgd
  '''Au1200-333MGD''' was a {{arch|32}} ultra low power embedded microprocessor with an {{alchemy|Au1|l=arch}} CPU core implementin ** Support for UYVY and Bayer RGB to planar format conversion
  6 KB (865 words) - 01:18, 19 March 2022
• alchemy/au1200-333mgf
  '''Au1200-333MGF''' was a {{arch|32}} ultra low power embedded microprocessor with an {{alchemy|Au1|l=arch}} CPU core implementin ** Support for UYVY and Bayer RGB to planar format conversion
  6 KB (872 words) - 01:19, 19 March 2022
• alchemy/au1200-333mgi
  '''Au1200-333MGI''' was a {{arch|32}} ultra low power embedded microprocessor with an {{alchemy|Au1|l=arch}} CPU core implementin ** Support for UYVY and Bayer RGB to planar format conversion
  6 KB (873 words) - 01:23, 19 March 2022
• alchemy/au1200-400mgc
  '''Au1200-400MGC''' was a {{arch|32}} ultra low power embedded microprocessor with an {{alchemy|Au1|l=arch}} CPU core implementin ** Support for UYVY and Bayer RGB to planar format conversion
  6 KB (859 words) - 01:24, 19 March 2022
• alchemy/au1200-400mgd
  '''Au1200-400MGD''' was a {{arch|32}} ultra low power embedded microprocessor with an {{alchemy|Au1|l=arch}} CPU core implementin ** Support for UYVY and Bayer RGB to planar format conversion
  6 KB (858 words) - 01:26, 19 March 2022
• alchemy/au1200-500mgc
  '''Au1200-500MGC''' was a {{arch|32}} ultra low power embedded microprocessor with an {{alchemy|Au1|l=arch}} CPU core implementin ** Support for UYVY and Bayer RGB to planar format conversion
  6 KB (853 words) - 01:27, 19 March 2022
• alchemy/au1200-500mgd
  '''Au1200-500MGD''' was a {{arch|32}} ultra low power embedded microprocessor with an {{alchemy|Au1|l=arch}} CPU core implementin ** Support for UYVY and Bayer RGB to planar format conversion
  6 KB (852 words) - 01:30, 19 March 2022

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)