This is the discussion page for the intel/microarchitectures/cascade lake page.

Please use this page to discuss possible errors, inconsistencies, omissions, changes, and further clarifications regarding the content of intel/microarchitectures/cascade lake. If you are looking for a particular model that's missing, please add its name to this page.

DTLB 1G page translations associativity

This page states that 1G page translations are fully associative. Intel's manual describes Skylake as 4-way. Is there a source for it being fully associative?