From WikiChip
EPYC 72F3 - AMD
< amd‎ | epyc
Revision as of 16:44, 16 May 2021 by QuietRub (talk | contribs) (Created page with "{{amd title|EPYC 72F3}} {{chip |name=EPYC 72F3 |no image=Yes |designer=AMD |manufacturer=TSMC |manufacturer 2=GlobalFoundries |model number=72F3 |part number=100-000000327 |pa...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
EPYC 72F3
General Info
DesignerAMD
ManufacturerTSMC, GlobalFoundries
Model Number72F3
Part Number100-000000327,
100-100000327WOF
MarketServer
IntroductionJanuary 12, 2021 (announced)
March 15, 2021 (launched)
Release Price$2,468
ShopAmazon
General Specs
FamilyEPYC
Series7003
LockedYes
Frequency3,700 MHz
Turbo Frequency4,100 MHz
Clock multiplier37
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureZen 3
Core NameMilan
Core Family25
Core Model1
Core SteppingB1
Process7 nm+
TechnologyCMOS
MCPYes (9 dies)
Word Size64 bit
Cores8
Threads16
Max Memory4 TiB
Multiprocessing
Max SMP2-Way (Multiprocessor)
Electrical
TDP180 W
cTDP down165 W
cTDP up200 W
Packaging
PackageSP3, FCLGA-4094 (FC-OLGA)
Dimension75.4 mm × 58.5 mm × 6.26 mm
Pitch0.87 mm × 1 mm
Contacts4094
SocketSP3, LGA-4094

EPYC 72F3 is a 64-bit octa-core x86 server microprocessor designed and introduced by AMD in March 2021. This multi-chip processor, which is based on the Zen 3 microarchitecture, incorporates eight Core Complex Dies fabricated on a TSMC advanced 7 nm process and a large I/O die manufactured by GlobalFoundries. The 72F3 has a TDP of 180 W with a base frequency of 3.7 MHz and a boost frequency of up to 4.1 MHz. This processor supports up to two-way SMP and up to 4 TiB of eight channel DDR4-3200 memory per socket.

This is a frequency optimized SKU with high cache/core ratio, binned for high performance per core.


Cache

Main article: Zen 3 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$512 KiB
524,288 B
0.5 MiB
L1I$256 KiB
262,144 B
0.25 MiB
8 × 32 KiB8-way set associative 
L1D$256 KiB
262,144 B
0.25 MiB
8 × 32 KiB8-way set associativewrite-back

L2$4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
  8 × 512 KiB8-way set associativewrite-back

L3$256 MiB
262,144 KiB
268,435,456 B
0.25 GiB
  8 × 32 MiB  

Memory controller

Main article: Milan § Memory Interface

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-3200
Supports ECCYes
Max Mem4 TiB
Controllers8
Channels8
Max Bandwidth190.73 GiB/s
195,307.52 MiB/s
204.795 GB/s
204,794.778 MB/s
0.186 TiB/s
0.205 TB/s
Bandwidth
Single 23.84 GiB/s
Double 47.68 GiB/s
Quad 95.37 GiB/s
Hexa 143.05 GiB/s
Octa 190.73 GiB/s

Expansions

Main article: Milan § I/O Interfaces

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 4.0
Max Lanes: 128
SATARevision: 3.0
Max Ports: 32
USBRevision: 3.1
Max Ports: 4


Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
SSE4aStreaming SIMD Extensions 4a
AVXAdvanced Vector Extensions
AVX2Advanced Vector Extensions 2
ABMAdvanced Bit Manipulation
BMI1Bit Manipulation Instruction Set 1
BMI2Bit Manipulation Instruction Set 2
FMA33-Operand Fused-Multiply-Add
AESAES Encryption Instructions
RdRandHardware RNG
SHASHA Extensions
ADXMulti-Precision Add-Carry
CLMULCarry-less Multiplication Extension
F16C16-bit Floating Point Conversion
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
SMTSimultaneous Multithreading
AMD-ViAMD-Vi (I/O MMU virtualization)
AMD-VAMD Virtualization
SMESecure Memory Encryption
TSMETransparent SME
SEVSecure Encrypted Virtualization
SenseMISenseMI Technology

References

Facts about "EPYC 72F3 - AMD"
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
EPYC 72F3 - AMD#pcie +
base frequency3,700 MHz (3.7 GHz, 3,700,000 kHz) +
clock multiplier37 +
core count8 +
core family25 +
core model1 +
core nameMilan +
core steppingB1 +
designerAMD +
die count9 +
familyEPYC +
first announcedJanuary 12, 2021 +
first launchedMarch 15, 2021 +
full page nameamd/epyc/72f3 +
has advanced vector extensionstrue +
has advanced vector extensions 2true +
has amd amd-v technologytrue +
has amd amd-vi technologytrue +
has amd secure encrypted virtualization technologytrue +
has amd secure memory encryption technologytrue +
has amd sensemi technologytrue +
has amd transparent secure memory encryption technologytrue +
has ecc memory supporttrue +
has featureAdvanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology +
has locked clock multipliertrue +
has simultaneous multithreadingtrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isax86-64 +
isa familyx86 +
l1$ size512 KiB (524,288 B, 0.5 MiB) +
l1d$ description8-way set associative +
l1d$ size256 KiB (262,144 B, 0.25 MiB) +
l1i$ description8-way set associative +
l1i$ size256 KiB (262,144 B, 0.25 MiB) +
l2$ description8-way set associative +
l2$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
l3$ size256 MiB (262,144 KiB, 268,435,456 B, 0.25 GiB) +
ldateMarch 15, 2021 +
manufacturerTSMC + and GlobalFoundries +
market segmentServer +
max cpu count2 +
max memory4,194,304 MiB (4,294,967,296 KiB, 4,398,046,511,104 B, 4,096 GiB, 4 TiB) +
max memory bandwidth190.73 GiB/s (195,307.52 MiB/s, 204.795 GB/s, 204,794.778 MB/s, 0.186 TiB/s, 0.205 TB/s) +
max memory channels8 +
max sata ports32 +
max usb ports4 +
microarchitectureZen 3 +
model number72F3 +
nameEPYC 72F3 +
packageSP3 + and FCLGA-4094 +
part number100-000000327 + and 100-100000327WOF +
part ofFrequency-optimized SKUs +
release price$ 2,468.00 (€ 2,221.20, £ 1,999.08, ¥ 255,018.44) +
series7003 +
smp max ways2 +
socketSP3 + and LGA-4094 +
supported memory typeDDR4-3200 +
tdp180 W (180,000 mW, 0.241 hp, 0.18 kW) +
tdp down165 W (165,000 mW, 0.221 hp, 0.165 kW) +
tdp up200 W (200,000 mW, 0.268 hp, 0.2 kW) +
technologyCMOS +
thread count16 +
turbo frequency4,100 MHz (4.1 GHz, 4,100,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +