Edit Values | |
Ryzen 3 4300U | |
General Info | |
Designer | AMD |
Manufacturer | TSMC |
Model Number | 4300U |
Part Number | 100-000000085 |
Market | Mobile |
Introduction | January 6, 2020 (announced) January 6, 2020 (launched) |
Shop | Amazon |
General Specs | |
Family | Ryzen 3 |
Series | 4000 |
Locked | Yes |
Frequency | 2,700 MHz |
Turbo Frequency | 3,700 MHz |
Clock multiplier | 27 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen 2 |
Core Name | Renoir |
Process | 7 nm |
Transistors | 9,800,000,000 |
Technology | CMOS |
Die | 156 mm² |
MCP | No |
Word Size | 64 bit |
Cores | 4 |
Threads | 4 |
Max Memory | 64 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 15 W |
cTDP down | 10 W |
cTDP up | 25 W |
Tcase | 0° C – 105 °C |
Packaging | |
Unknown package "amd,socket_fp6" |
Ryzen 3 4300U is a 64-bit quad-core entry-level performance x86 mobile microprocessor introduced by AMD in early 2020. Fabricated on TSMC's 7-nanometer process based on AMD's Zen 2 microarchitecture, the 4300U operates at a base frequency of 2.7 GHz with a TDP of 15 W and a Boost frequency of up to 3.7 GHz. This APU supports up to 64 GiB of DDR4-3200 or up to 32 GiB of quad-channel LPDDR4x-4266 memory. This chip integrates a Radeon Vega 5 Graphics operating at up to 1.4 GHz.
This model supports a configurable TDP-down of 10 W and TDP-up of 25 W.
Cache
- Main article: Zen 2 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller
This SoC features two memory controllers, each supporting DDR4 or LPDDR4x. This chip supports up to 64 GiB of dual-channel DDR4 memory with data rates of up to 3200 MT/s (51.2 GB/s) or up to 32 GiB of quad-channel LPDDR4x with data rates of up to 4266 MT/s (68.27 GB/s).
Integrated Memory Controller
|
||||||||||||
|
Expansions
This processor has 16 PCIe lanes, 1x8 designated for a discrete GPU, 1x4 additional lanes for storage (e.g., NVMe), and 1x4 additional lanes reserved for additional peripherals (e.g., WiFi or LTE).
Expansion Options |
|||||
|
Graphics
Integrated Graphics Information
|
||||||||||||||||||
|
[Edit] Zen 2 with Radeon Vega Hardware Accelerated Video Capabilities | |||||
---|---|---|---|---|---|
Codec | Encode | Decode | |||
VP9 8bpc/10bpc | 1080p240 4K 60 FPS | ||||
MPEG-2 (H.262) 8b | 1080p240 4K 60 FPS |
1080p480 4K 120 FPS | |||
HEVC (H.265) 8bpc/10bpc | 1080p240 4K 60 FPS |
1080p240 4K 60 FPS |
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Die
- Main article: Zen 2 § Die
Renoir microprocessors are fabricated on TSMC's 7-nanometer process. This SoC integrates 9.8 billion transistors on a single 156 mm² monolithic die which includes both the Zen 2 CPU cores along with the Vega GPU and various other additional components.
- 7-nanometer process (N7)
- 9,800,000,000 transistors
- 156 mm² die size
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Ryzen 3 4300U - AMD#pcie + |
base frequency | 2,700 MHz (2.7 GHz, 2,700,000 kHz) + |
clock multiplier | 27 + |
core count | 4 + |
core name | Renoir + |
designer | AMD + |
die area | 156 mm² (0.242 in², 1.56 cm², 156,000,000 µm²) + |
family | Ryzen 3 + |
first announced | January 6, 2020 + |
first launched | January 6, 2020 + |
full page name | amd/ryzen 3/4300u + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd sensemi technology | true + |
has ecc memory support | false + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology + |
has locked clock multiplier | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | Radeon Vega 5 + |
integrated gpu designer | AMD + |
integrated gpu execution units | 5 + |
integrated gpu max frequency | 1,400 MHz (1.4 GHz, 1,400,000 KHz) + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
ldate | January 6, 2020 + |
manufacturer | TSMC + |
market segment | Mobile + |
max case temperature | 378.15 K (105 °C, 221 °F, 680.67 °R) + |
max cpu count | 1 + |
max memory | 65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB, 0.0625 TiB) + |
max memory bandwidth | 68.27 GiB/s (69,908.48 MiB/s, 73.304 GB/s, 73,304.354 MB/s, 0.0667 TiB/s, 0.0733 TB/s) + |
max memory channels | 4 + |
microarchitecture | Zen 2 + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
model number | 4300U + |
name | Ryzen 3 4300U + |
part number | 100-000000085 + |
process | 7 nm (0.007 μm, 7.0e-6 mm) + |
series | 4000 + |
smp max ways | 1 + |
supported memory type | DDR4-3200 + and LPDDR4x-4266 + |
tdp | 15 W (15,000 mW, 0.0201 hp, 0.015 kW) + |
tdp down | 10 W (10,000 mW, 0.0134 hp, 0.01 kW) + |
tdp up | 25 W (25,000 mW, 0.0335 hp, 0.025 kW) + |
technology | CMOS + |
thread count | 4 + |
transistor count | 9,800,000,000 + |
turbo frequency | 3,700 MHz (3.7 GHz, 3,700,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |