From WikiChip
Xeon Gold 6230R - Intel
< intel‎ | xeon gold
Revision as of 22:44, 27 February 2020 by David (talk | contribs) (6230R)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
no photo (ic).svg
General Info
Microarchitecture
base frequency2,100 MHz (2.1 GHz, 2,100,000 kHz) +
bus links4 +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus typeDMI 3.0 +
chipsetLewisburg +
clock multiplier21 +
core count26 +
core family6 +
core model85 +
core nameCascade Lake R +
designerIntel +
familyXeon Gold +
first announcedFebruary 24, 2020 +
first launchedFebruary 24, 2020 +
full page nameintel/xeon gold/6230r +
has locked clock multipliertrue +
instance ofmicroprocessor +
isax86-64 +
isa familyx86 +
ldateFebruary 24, 2020 +
main imageFile:cascade lake sp (front).png +
manufacturerIntel +
market segmentServer +
max case temperature358.15 K (85 °C, 185 °F, 644.67 °R) +
max cpu count2 +
max memory1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB) +
microarchitectureCascade Lake +
min case temperature273.15 K (0 °C, 32 °F, 491.67 °R) +
model number6230R +
nameXeon Gold 6230R +
packageFCLGA-3647 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
release price$ 1,900.00 (€ 1,710.00, £ 1,539.00, ¥ 196,327.00) + and $ 1,894.00 (€ 1,704.60, £ 1,534.14, ¥ 195,707.02) +
release price (box)$ 1,894.00 (€ 1,704.60, £ 1,534.14, ¥ 195,707.02) +
release price (tray)$ 1,900.00 (€ 1,710.00, £ 1,539.00, ¥ 196,327.00) +
series6200 +
smp interconnectUPI +
smp interconnect links2 +
smp interconnect rate10.4 GT/s +
smp max ways2 +
socketSocket P + and LGA-3647 +
tdp150 W (150,000 mW, 0.201 hp, 0.15 kW) +
technologyCMOS +
thread count52 +
turbo frequency (1 core)4,000 MHz (4 GHz, 4,000,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +