-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
Ethos is a family of synthesizable neural processor IPs designed by Arm for IoT and edge applications.
Contents
Overview
First introduced in late 2019, Ethos is a family of synthesizable neural processor IPs designed by Arm for various markets. The Ethos family represents the series of NPUs as part of Project Trillium. The underlying microarchitecture for all the Ethos NPUs is the MLP which is designed to be scalable through various configurations based on the SRAM sizes and the number of compute engines.
Members
N-Series
The Ethos-N series was introduced in October 2019. These are mainstream mobile and IoT NPUs designed to scale from 1-4 TOPS and from 250 mW up to 1.5 W. Multiple instances of those IPs may be combined using Arm's CCN-500 or CMN-600 interconnects to scale to higher performance.
General | Configuration | SRAM | Compute | ||||||
---|---|---|---|---|---|---|---|---|---|
NPU | Introduction | Quads | CEs | Bank | Total | MACs | OPS/clk | Int8 | Int16 |
Ethos-N37 | Oct 23, 2019 | 1 | 4 | 128 KiB | 512 KiB | 512 MACs | 1024 OPs/clk | 1.024 TOPS | 256 GOPS |
Ethos-N57 | Oct 23, 2019 | 2 | 8 | 64 KiB | 512 KiB | 1024 MACs | 2048 OPs/clk | 2.048 TOPS | 512 GOPS |
Ethos-N77 | Oct 23, 2019 | 4 | 16 | 64 KiB 256 KiB |
1 MiB 4 MiB |
2048 MACs | 4096 OPs/clk | 4.096 TOPS | 1.024 TOPS |
See also
- Intel Habana HL Series