-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
MCST/elbrus-4s
< MCST
Elbrus-4S | |
Developer | MCST |
Type | Microprocessors |
Introduction | 2014 (launch) |
Architecture | Elbrus (VLIW) |
Process | 65 nm 0.065 μm
6.5e-5 mm |
Elbrus-4S (rus. Эльбрус-4С, code designation: 1891ВМ8Я) is an universal multi-core VLIW microprocessor with the Elbrus architecture, developed by the russian company MCST.
The «Elbrus-4S» processor contains 4 cores, level 2 cache memory with a total capacity of 8 megabytes, 3 memory controllers, 3 interprocessor communication channels and an input-output channel. Each processor core executes 23 instructions per cycle. The average power dissipation is 45 watts. The microprocessor is intended for use in personal computers and servers.
Retrieved from "https://en.wikichip.org/w/index.php?title=MCST/elbrus-4s&oldid=94398"
Facts about "MCST/elbrus-4s"
designer | MCST + |
first launched | 2014 + |
full page name | MCST/elbrus-4s + |
instance of | microprocessor family + |
main designer | MCST + |
name | Elbrus-4S + |
process | 65 nm (0.065 μm, 6.5e-5 mm) + |