From WikiChip
Talk:amd/cores/picasso
< Talk:amd
Revision as of 05:43, 4 August 2019 by 90.190.182.206 (talk) (PCIe lane count clarification needed.)

This is the discussion page for the amd/cores/picasso page.
  • Please use this page to discuss possible errors, inconsistencies, omissions, changes, and further clarifications regarding the content of amd/cores/picasso.
  • If you are looking for a particular model that's missing, please add its name to this page.

Is it 12 PCIe lanes (1x8 for GPU + 1x4 for storage) or 20 PCIe lanes (1x16 for GPU + 1x4 for storage) as does individual entries of the series insist?

Retrieved from "https://en.wikichip.org/w/index.php?title=Talk:amd/cores/picasso&oldid=92796"