-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Edge TPU - Google
< google
Edit Values | |
Edge TPU | |
![]() | |
General Info | |
Designer | |
Model Number | TPU Edge |
Market | Embedded, Edge Computing |
Introduction | July 25, 2018 (announced) July 25, 2018 (launched) |
General Specs | |
Family | TPU |
Microarchitecture | |
Technology | CMOS |
Packaging | |
![]() |
Edge TPU is a neural processor designed by Google and introduced in early 2019 for inference acceleration of machine learning at the edge. The Edge TPU supports 16-bit and 8-bit integer operations and can interface with external components over USB or PCIe.
Utilizing devices
- Coral Dev Board
- Coral USB Accelerator
This list is incomplete; you can help by expanding it.
External links
Facts about "Edge TPU - Google"
back image | ![]() |
designer | Google + |
family | TPU + |
first announced | July 25, 2018 + |
first launched | July 25, 2018 + |
full page name | google/tpu/edge tpu + |
instance of | microprocessor + |
ldate | July 25, 2018 + |
main image | ![]() |
market segment | Embedded + and Edge Computing + |
model number | TPU Edge + |
name | Edge TPU + |
technology | CMOS + |
used by | Coral Dev Board + and Coral USB Accelerator + |