Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Broxton - Cores - Intel
< intel
Revision as of 10:03, 22 April 2019 by 77.98.247.17 (talk)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
| Edit Values | |
| Broxton | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | June, 2015 (announced) |
| Fate | Cancelled |
| Microarchitecture | |
| ISA | x86-64 |
| Microarchitecture | Goldmont |
| Word Size | 8 octets 64 bit16 nibbles |
| Process | 14 nm 0.014 μm 1.4e-5 mm |
| Technology | CMOS |
| Succession | |
Broxton (BXT) is the name of the core for Intel's generation of system on chip serving as a successor to Cherry Trail along with Willow Trail, and were primarily targeted towards smartphones. Broxton chips were designed to be manufactured with a 14 nm process and were part of Intel's Goldmont microarchitecture.
On April 29, 2016, Intel officially cancelled Broxton.
See also
Facts about "Broxton - Cores - Intel"
| designer | Intel + |
| fate | Cancelled + |
| first announced | June 2015 + |
| instance of | core + |
| isa | x86-64 + |
| manufacturer | Intel + |
| microarchitecture | Goldmont + |
| name | Broxton + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| technology | CMOS + |
| word size | 64 bit (8 octets, 16 nibbles) + |