From WikiChip
OCTEON TX - Cavium
< cavium
Revision as of 17:24, 1 February 2019 by 173.76.100.32 (talk) (Created page with "{{cavium title|OCTEON TX}} {{ic family | title = Cavium OCTEON TX | no image = Yes | image = | caption = | developer = Cav...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Cavium OCTEON TX
Developer Cavium
Type System on chips
Introduction May 2, 2016 (announced)
ISA ARMv8
µarch ThunderX
Word size 64 bit
8 octets
16 nibbles
Technology CMOS
Package 1676 BGA, 676 FCBGA, 555 FCBGA
Succession
OCTEON III

OCTEON TX is a family of 64-bit multi-core ARM microprocessors designed by Cavium and introduced in 2016. These processors are primarily marketed towards makers of network infrastructure, enterprise and data center devices. The OCTEON TX family combines the features of the OCTEON family with the technology of the ThunderX processors.

Overview

Members

CN80xx Series

The CN80xx series come with 2 to 4 thunderx1 cores. Running at 800-1500MHz.

CN81xx Series

The CN81xx series come with 2 to 4 thunderx1 cores. Running at 1200-2000MHz.

CN82xx Series

The CN82xx series come with 8 to 12 thunderx1 cores. Running at 1200-1800MHz.

CN83xx Series

The CN83xx series come with 8 to 24 thunderx1 cores. Running at 1500-2200MHz.

CN83xx-Series Microprocessors
CPUMemoryHardware Accelerators
ModelPriceLaunchedCoresL2$PowerFreqMem TypeMax MemECCEncryptionCompressionTCPQoS
Count: 0

Datasheet

Facts about "OCTEON TX - Cavium"
designerCavium +
first announcedMay 2, 2016 +
full page namecavium/octeon tx +
instance ofsystem on a chip family +
instruction set architectureARMv8 +
main designerCavium +
microarchitectureThunderX +
nameCavium OCTEON TX +
package1676 BGA +, 676 FCBGA + and 555 FCBGA +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +