This is the discussion page for the nvidia/tegra/xavier page.

Please use this page to discuss possible errors, inconsistencies, omissions, changes, and further clarifications regarding the content of nvidia/tegra/xavier. If you are looking for a particular model that's missing, please add its name to this page.

Additional Die slide

There is another die scheme with partial annotations of PVA / CSI / DLA / ISP https://twitter.com/wikichip/status/950812856232144902