This is the discussion page for the intel/microarchitectures/broadwell (client) page.

Please use this page to discuss possible errors, inconsistencies, omissions, changes, and further clarifications regarding the content of intel/microarchitectures/broadwell (client). If you are looking for a particular model that's missing, please add its name to this page.

dubious intel statement on scheduler size

According to the Intel presentation slides, they have "Larger out-of-order scheduler" but what's not clear is what they meant by that. The ROB seems to remain at 192 entries. Scheduler is still at 60 entries. Or am I missing something? --At32Hz (talk) 16:20, 14 April 2016 (EDT)

Source for scheduler size increase

Intel source for the increase in scheduler from 60 to 64: https://intel.lanyonevents.com/sz15/connect/fileDownload/session/ECA57E7DBF19B1A610382EB5ABF2B651/SZ15_ARCS001_100_ENGf.pdf slide 21

Also the instruction queue is increased from 2x20 to 2x25, but [citation needed] I guess, can't find it anymore :) --195.241.129.245 01:39, 18 July 2016 (EDT)

ah thanks! so it did increase to 64 entries. I will update the diagram accordingly. Intel sure doesn't make that info easy to come by. -At32Hz (talk) 11:43, 18 July 2016 (EDT)

Another nugget confirming 25/thread instruction queue: http://news.mynavi.jp/photo/articles/2015/03/10/xeon/images/Photo013l.jpg

Thanks to belazeebub at http://www.realworldtech.com/forum/?threadid=159609&curpostid=159618 ! 195.241.129.245 01:20, 20 July 2016 (EDT)

Thanks! I've updated the diagram and the changes from Haswell section. Of course that also means I have to try to hunt down these changes for Skylake now ;) --At32Hz (talk) 14:15, 26 July 2016 (EDT)