-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Interconnect Architecture
Revision as of 13:01, 9 March 2018 by David (talk | contribs) (Created page with "{{title|Interconnect Architecture}} '''Interconnect architecture''' refers to the underlying system of communication paths that route the signals around on the major component...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Interconnect architecture refers to the underlying system of communication paths that route the signals around on the major components of the chip. The interconnect architecture consists of the topology and organization, physical floorplan, arbitration blocks, protocol, routing algorithms, clocking, and power.
![]() |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |