-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
I/O Wall
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
I/O Wall refers to a critical performance bottleneck that occurs as a result of the microprocessor's inability to move data fast enough via I/O to cope with the increase in processing power. This problem is a result of the disparity between the performance of the microprocessor and various other network and storage devices.
Cause[edit]
The I/O Wall is a result of the disparity between the performance of the processor and the various I/O network and storage devices.
- Power-limited - Insufficient amount of power budget to move enough data quickly enough
- Pin-limited - Insufficient amount of pins to move all the data necessary
Retrieved from "https://en.wikichip.org/w/index.php?title=io_wall&oldid=72592"