Semiconductor & Computer Engineering
From WikiChip
Celeron N3050 - Intel
Template:mpu The Celeron N3050 is a 64-bit dual-core system on a chip designed by Intel and introduced in early 2015. The N3050 is manufactured in 14 nm process based on the Airmont microarchitecture. This chip operates at 1.6 GHz with turbo mode of up to 2.16 GHz. This SoC incorporates the HD Graphics (Braswell) GPU which has 12 execution units and operates at 320 MHz with 600 MHz busts.
Cache
- Main article: Airmont § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KiB 65,536 B 0.0625 MiB |
2x32 KiB 8-way set associative (per core) |
| L1D$ | 48 KiB 49,152 B 0.0469 MiB |
2x24 KiB 6-way set associative (per core) |
| L2$ | 1 MiB 1,024 KiB 1,048,576 B 9.765625e-4 GiB |
1x1 MiB 16-way set associative (per 2 cores) |
| L3$ | 0 KiB 0 MiB 0 B 0 GiB |
No L3$ |
Memory controller
| Integrated Memory Controller | |
| Type | DDR3L-1600 |
| Controllers | 1 |
| Channels | 2 |
| ECC Support | No |
| Bandwidth (single) | 12,800 MB/s |
| Bandwidth (dual) | 25,600 MB/s |
| Max memory | 8,192 MB |
Graphics
| Integrated Graphic Information | |
| GPU | HD Graphics (Braswell) |
| Execution Units | 12 |
| Displays | 3 |
| Frequency | 320 MHz 0.32 GHz
320,000 KHz |
| Max frequency | 600 MHz 0.6 GHz
600,000 KHz |
| Max memory | 8 GiB 8,192 MiB
8,388,608 KiB 8,589,934,592 B |
| Output | DisplayPort, Embedded DisplayPort, HDMI |
| DirectX | 11.1 |
| OpenGL | 4.2 |
| OpenCL | 1.2 |
| DVI | 1.4b |
| HDMI | 1.4b |
| DVI | 1.4b |
| DP | 1.1a |
| eDP | 1.4 |
| Max HDMI Res | 3840x2160 @30 Hz, 2560x1600 @60 Hz |
| Max DVI Res | 3840x2160 @30 Hz, 2560x1600 @60 Hz |
| Max DP Res | 3840x2160 @30 Hz, 2560x1600 @60 Hz |
| Max eDP Res | 2560x1440 @60 Hz |
- Video decode hardware acceleration including support for H.263, MPEG4, H.264, H.265 (HEVC), VP8, VP9, MVC, MPEG2, VC1, JPEG.
- Video encode hardware acceleration including support for H.264, H.263, VP8, MVC, JPEG.
Expansions
 |
Expansion Options
|
|||||||
|
||||||||
- USB:
- USB 3.0: 4 Super Speed (SS) Ports @ 5 Gb/s
- USB 2.0: 1 High Speed (HS) + 4 Multiplexed with SS Ports @ 5 Gb/s
- USB HSIC: 2 High Speed Ports @ 480 Mb/s
Features
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||||||||||||||
|
||||||||||||||||
Storage
- SD Card Interface: v3.0
- SDIO Interface: v3.0
- eMMC Interface: v4.5.1
Facts about "Celeron N3050 - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Celeron N3050 - Intel#io + |
| has feature | integrated gpu +, Advanced Encryption Standard Instruction Set Extension + and Enhanced SpeedStep Technology + |
| has intel enhanced speedstep technology | true + |
| has x86 advanced encryption standard instruction set extension | true + |
| integrated gpu | HD Graphics (Braswell) + |
| integrated gpu base frequency | 320 MHz (0.32 GHz, 320,000 KHz) + |
| integrated gpu max frequency | 600 MHz (0.6 GHz, 600,000 KHz) + |
| integrated gpu max memory | 8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB) + |
| l1d$ description | 6-way set associative + |
| l1d$ size | 48 KiB (49,152 B, 0.0469 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| l3$ description | No L3$ + |
| l3$ size | 0 MiB (0 KiB, 0 B, 0 GiB) + |
| max pcie lanes | 4 + |