From WikiChip
intel/microarchitectures/kaby lake
< intel‎ | microarchitectures
Revision as of 20:33, 17 November 2017 by 146.185.28.59 (talk) (Replaced content with "no f you <big><big><big><big><big><big><big><big><big><big><big><big><big><big><big>🖕🏼<big><big><big><big><big><big><big><big><big><big><big><big><big><big><big>")

no f you 🖕🏼

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/kaby_lake&oldid=67210"
Facts about "Kaby Lake - Microarchitectures - Intel"
RDF feed
codenameKaby Lake +
core count2 + and 4 +
designerIntel +
first launchedAugust 30, 2016 +
full page nameintel/microarchitectures/kaby lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameKaby Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +