From WikiChip
Am2035 - Ambric
< ambric‎ | am2000
Revision as of 18:37, 23 June 2017 by ChippyBot (talk | contribs) (Bot: corrected mem)

Template:mpu Am2035 was an MPPA introduced in late 2006 by Ambric. This model was made of 35 Brics arranged as a grid, making up a total of 280 32-bit RICS-like cores operating asynchronously at 1-333 MHz.

Architecture

Main article: Am2000 § Architecture

The Am2035 is made of 35 homogeneous 'Brics' laid out in a grid to form 280 cores and 280 RAM units.

General layout:

  • 35x Brics

Cache

The Am2035 contains 35 Brics, each with its own RAM Unit (RU) of 13 kB of SRAM for a total of 455 kB of SRAM.

Memory controller

Integrated Memory Controller
Type DDR2-400
Controllers 2
Channels 1
Max memory 4 GiB

Expansions

  • PCIe
  • JTAG
  • GPIO @ 100 MHz
  • serial flash
Facts about "Am2035 - Ambric"
has featurePCIe +, JTAG +, GPIO + and serial flash +