From WikiChip
PEZY-SC3 - PEZY
< pezy‎ | pezy-scx
Revision as of 05:02, 23 June 2017 by Inject (talk | contribs) (Created page with "{{pezy title|PEZY-SC3}} '''PEZY-SC4''' ('''PEZY Super Computer 4''') is fifth generation many-core microprocessor planned by PEZY. The SC4 is planned to have 16,192 co...")
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

PEZY-SC4 (PEZY Super Computer 4) is fifth generation many-core microprocessor planned by PEZY. The SC4 is planned to have 16,192 cores, twice as many cores as its predecessor.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.


Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR5-4000
Supports ECCYes
Controllers4
Channels4
Max Bandwidth119.2 GiB/s
122,060.8 MiB/s
127.99 GB/s
127,990.025 MB/s
0.116 TiB/s
0.128 TB/s
Bandwidth
Quad 119.2 GiB/s

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
MemoryWide I/O
Rate3,000 MHz
Width4,096 bit
Channels8
Max Bandwidth22.35 TiB/s
22,886.4 GiB/s
23,435,673.6 MiB/s
24,574.085 GB/s
24,574,084.881 MB/s
24.574 TB/s
Retrieved from "https://en.wikichip.org/w/index.php?title=pezy/pezy-scx/pezy-sc4&oldid=46938"
Facts about "PEZY-SC4 - PEZY"
RDF feed
has ecc memory supporttrue + and false +
max memory bandwidth119.2 GiB/s (122,060.8 MiB/s, 127.99 GB/s, 127,990.025 MB/s, 0.116 TiB/s, 0.128 TB/s) + and 22,886.4 GiB/s (23,435,673.6 MiB/s, 24,574.085 GB/s, 24,574,084.881 MB/s, 22.35 TiB/s, 24.574 TB/s) +
max memory channels4 + and 8 +
supported memory typeDDR5-4000 +