From WikiChip
Alpha 21364 - Microarchitectures - Compaq
Revision as of 01:12, 12 June 2017 by ChipIt (talk | contribs)

Edit Values
Alpha 21364 µarch
General Info
Arch TypeCPU
DesignerDEC, Compaq
ManufacturerIBM
IntroductionJanuary 20, 2002
Process0.18 µm
Core Configs1
Pipeline
TypeSuperscalar
OoOEYes
SpeculativeYes
Reg RenamingYes
Stages6
Decode4-way
Instructions
ISAAlpha
Cache
L1I Cache64 KiB/core
2-way set associative
L1D Cache64 KiB/core
2-way set associative
L2 Cache1.75 MiB/core
7-way set associative
Succession

Alpha 21364 was an Alpha microarchitecture designed by Compaq after acquiring it from DEC and introduced in 1998 as a successor to the Alpha 21264 architecture.

History

New text document.svg This section is empty; you can help add the missing info by editing this page.

Process Technology

See also: 0.18 µm process
New text document.svg This section is empty; you can help add the missing info by editing this page.

Architecture

New text document.svg This section is empty; you can help add the missing info by editing this page.

Die

  • 1,250 MHz
  • 135 Watts (155 W peak) @ 1.65 volts
  • 0.18 µm process
  • 7 metal layers (copper interconnect)
  • 152,000,000 transistors
    • 15,000,000 logic
    • 137,000,000 cache
  • 21.1 mm x 18.8 mm
  • 396.68 mm² die size
  • PGA-1443 package
    • 946 signal pins


alpha 21364 die shot.png


alpha 21364 die shot (annotated).png

Core

alpha 21364 core.png
alpha 21364 core (annotated).png

References

  • "Alpha 21364 (EV7)", Compaq presentation
  • Tsuk, M., et al. "Modeling and measurement of the Alpha 21364 package." Electrical Performance of Electronic Packaging, 2001. IEEE, 2001.
codenameAlpha 21364 +
core count1 +
designerDEC + and Compaq +
first launchedJanuary 20, 2002 +
full page namecompaq/microarchitectures/alpha 21364 +
instance ofmicroarchitecture +
instruction set architectureAlpha +
manufacturerIBM +
microarchitecture typeCPU +
nameAlpha 21364 +
pipeline stages6 +
process180 nm (0.18 μm, 1.8e-4 mm) +