From WikiChip
Xeon Platinum 8164 - Intel
Template:mpu Xeon Platinum 8164 is a 64-bit x86 high-performance server hexacosa-core multiprocessor set to be introduced by Intel in the second quarter of 2017. This processor is based on the server configuration of the Skylake microarchitecture (a Skylake SP core) and is manufactured on Intel's 14 nm process. The 8164 operates at 2.0 GHz.
Cache
- Main article: Skylake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Facts about "Xeon Platinum 8164 - Intel"
l1$ size | 1,664 KiB (1,703,936 B, 1.625 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 832 KiB (851,968 B, 0.813 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 832 KiB (851,968 B, 0.813 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 26 MiB (26,624 KiB, 27,262,976 B, 0.0254 GiB) + |
l3$ description | 16-way set associative + |
l3$ size | 35.75 MiB (36,608 KiB, 37,486,592 B, 0.0349 GiB) + |