From WikiChip
File:kaby lake soc block diagram (dual).svg
Revision as of 20:38, 4 May 2017 by At32Hz (talk | contribs) (My drawing of {{intel|Kaby Lake|l=arch}} SOC in a block diagram. Dual core SoC.)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Original file ‎(SVG file, nominally 3,037 × 1,248 pixels, file size: 25 KB)

Summary

My drawing of Kaby Lake SOC in a block diagram. Dual core SoC.

Licensing

Permission is given by the author to use the artwork on WikiChip only and for WikiChip publication only. Any use by anyone except WikiChip constitutes copyright infringement.

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current20:38, 4 May 2017Thumbnail for version as of 20:38, 4 May 20173,037 × 1,248 (25 KB)At32Hz (talk | contribs)My drawing of {{intel|Kaby Lake|l=arch}} SOC in a block diagram. Dual core SoC.
  • You cannot overwrite this file.

The following page links to this file:

Metadata

This file contains additional information, probably added from the digital camera or scanner used to create or digitize it. If the file has been modified from its original state, some details may not fully reflect the modified file.
Width 3037.2883
Height 1248.416
Retrieved from "https://en.wikichip.org/w/index.php?title=File:kaby_lake_soc_block_diagram_(dual).svg&oldid=42239"