Xeon E5-2697A v4 - Intel

	Edit Values
	Xeon E5-2697A v4
	General Info
Designer	Intel
Manufacturer	Intel
Model Number	E5-2697A v4
Part Number	CM8066002645900
S-Spec	SR2K1; QK7S (QS)
Market	Server
Introduction	June 20, 2016 (announced); June 20, 2016 (launched)
Release Price	$2891.00
Shop	Amazon
	General Specs
Family	Xeon E5
Series	E5-2000
Locked	Yes
Frequency	2,600 MHz
Turbo Frequency	Yes
Turbo Frequency	3,600 MHz (1 core),; 3,600 MHz (2 cores),; 3,400 MHz (3 cores),; 3,300 MHz (4 cores),; 3,200 MHz (5 cores),; 3,100 MHz (6 cores),; 3,100 MHz (7 cores),; 3,100 MHz (8 cores),; 3,100 MHz (9 cores),; 3,100 MHz (10 cores),; 3,100 MHz (11 cores),; 3,100 MHz (12 cores),; 3,100 MHz (13 cores),; 3,100 MHz (14 cores),; 3,100 MHz (15 cores),; 3,100 MHz (16 cores)
Bus type	QPI
Bus speed	4,800 MHz
Bus rate	2 × 9.6 GT/s
Clock multiplier	26
CPUID	406F1
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Broadwell
Platform	Grantley EP 2S
Chipset	C610 Series
Core Name	Broadwell EP
Core Family	6
Core Model	4F
Core Stepping	B0
Process	14 nm
Transistors	7,200,000,000
Technology	CMOS
Die	456.12 mm²
Word Size	64 bit
Cores	16
Threads	32
Max Memory	1,536 GiB
	Multiprocessing
Max SMP	2-Way (Multiprocessor)
	Electrical
Vcore	1.82 V
VI/O	1.2 V ± 3%
TDP	145 W
Tcase	0 °C – 78 °C
Tstorage	-25 °C – 125 °C

The Xeon E5-2697A v4 is a 64-bit hexadeca-core x86 microprocessor introduced by Intel in 2016. This server MPU is designed for segment-optimized 2S environments (2U Square form factors). Operating at 2.6 GHz with a turbo boost frequency of 3.6 GHz for a single active core, this MPU has a TDP of 145 W and is manufactured on a 14 nm process (based on Broadwell).

Cache[edit]

Main article: Broadwell § Cache

Cache Info [Edit Values]
L1I$	512 KiB 524,288 B 0.5 MiB	16x32 KiB 8-way set associative (per core, write-back)
L1D$	512 KiB 524,288 B 0.5 MiB	16x32 KiB 8-way set associative (per core, write-back)
L2$	4 MiB 4,096 KiB 4,194,304 B 0.00391 GiB	16x256 KiB 8-way set associative (per core, write-back)
L3$	40 MiB 40,960 KiB 41,943,040 B 0.0391 GiB	16x2.5 MiB 20-way set associative (shared, per core, write-back)

Graphics[edit]

This microprocessor has no integrated graphics processing unit.

Memory controller[edit]

Integrated Memory Controller
Type	DDR4-2400
Controllers	1
Channels	4
ECC Support	Yes
Max bandwidth	71.53 GiB/s
Bandwidth (single)	17.88 GiB/s
Bandwidth (dual)	35.76 GiB/s
Max memory	1,536 GiB
Physical Address Extensions	46 bit

Expansions[edit]

[Edit/Modify Expansions Info]

Expansion Options

PCIe

Revision	3.0
Max Lanes	40
Configs	x4, x16

Features[edit]

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
AVX	Advanced Vector Extensions
AVX2	Advanced Vector Extensions 2
BMI1	Bit Manipulation Instruction Set 1
BMI2	Bit Manipulation Instruction Set 2
FMA3	3-Operand Fused-Multiply-Add
AES	AES Encryption Instructions
F16C	16-bit Floating Point Conversion

NX	No-eXecute
HT	Hyper-Threading
TBT 2.0	Turbo Boost Technology 2.0
EIST	Enhanced SpeedStep Technology
TXT	Trusted Execution Technology (SMX)
vPro	Intel vPro
EPT	Extended Page Tables (SLAT)
TSX	Transactional Synchronization Extensions

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Xeon E5-2697A v4 - Intel#io +
base frequency	2,600 MHz (2.6 GHz, 2,600,000 kHz) +
bus links	2 +
bus rate	9,600 MT/s (9.6 GT/s, 9,600,000 kT/s) +
bus speed	4,800 MHz (4.8 GHz, 4,800,000 kHz) +
bus type	QPI +
chipset	C610 Series +
clock multiplier	26 +
core count	16 +
core family	6 +
core model	4F +
core name	Broadwell EP +
core stepping	B0 +
core voltage	1.82 V (18.2 dV, 182 cV, 1,820 mV) +
cpuid	406F1 +
designer	Intel +
die area	456.12 mm² (0.707 in², 4.561 cm², 456,120,000 µm²) +
family	Xeon E5 +
first announced	June 20, 2016 +
first launched	June 20, 2016 +
full page name	intel/xeon e5/e5-2697a v4 +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has extended page tables support	true +
has feature	Trusted Execution Technology +, Transactional Synchronization Extensions +, Intel vPro Technology +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Enhanced SpeedStep Technology + and Extended Page Tables +
has intel enhanced speedstep technology	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
io voltage	1.2 V (12 dV, 120 cV, 1,200 mV) +
io voltage tolerance	3% +
isa	x86-64 +
isa family	x86 +
l1d$ description	8-way set associative +
l1d$ size	512 KiB (524,288 B, 0.5 MiB) +
l1i$ description	8-way set associative +
l1i$ size	512 KiB (524,288 B, 0.5 MiB) +
l2$ description	8-way set associative +
l2$ size	4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
l3$ description	20-way set associative +
l3$ size	40 MiB (40,960 KiB, 41,943,040 B, 0.0391 GiB) +
ldate	June 20, 2016 +
manufacturer	Intel +
market segment	Server +
max case temperature	351.15 K (78 °C, 172.4 °F, 632.07 °R) +
max cpu count	2 +
max memory	1,572,864 MiB (1,610,612,736 KiB, 1,649,267,441,664 B, 1,536 GiB, 1.5 TiB) +
max pcie lanes	40 +
max storage temperature	398.15 K (125 °C, 257 °F, 716.67 °R) +
microarchitecture	Broadwell +
min case temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
min storage temperature	248.15 K (-25 °C, -13 °F, 446.67 °R) +
model number	E5-2697A v4 +
name	Xeon E5-2697A v4 +
part number	CM8066002645900 +
platform	Grantley EP 2S +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 2,891.00 (€ 2,601.90, £ 2,341.71, ¥ 298,727.03) +
s-spec	SR2K1 +
s-spec (qs)	QK7S +
series	E5-2000 +
smp max ways	2 +
tdp	145 W (145,000 mW, 0.194 hp, 0.145 kW) +
technology	CMOS +
thread count	32 +
transistor count	7,200,000,000 +
turbo frequency (10 cores)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (11 cores)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (12 cores)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (13 cores)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (14 cores)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (15 cores)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (16 cores)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (1 core)	3,600 MHz (3.6 GHz, 3,600,000 kHz) +
turbo frequency (2 cores)	3,600 MHz (3.6 GHz, 3,600,000 kHz) +
turbo frequency (3 cores)	3,400 MHz (3.4 GHz, 3,400,000 kHz) +
turbo frequency (4 cores)	3,300 MHz (3.3 GHz, 3,300,000 kHz) +
turbo frequency (5 cores)	3,200 MHz (3.2 GHz, 3,200,000 kHz) +
turbo frequency (6 cores)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (7 cores)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (8 cores)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (9 cores)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas