• amd/am8086
  ...with Intel. The situation changed when [[IBM]] selected the x86 series to go in the {{ibm|PC}}. IBM required all their manufacturers to have a [[second
  5 KB (616 words) - 14:24, 1 May 2019
• ambric/am2000
  ...r Channels''': channels spanning between two CU units. These channels only go to an adjacent control unit (i.e. directly North, South, East, or West). On
  11 KB (1,421 words) - 14:45, 9 December 2018
• amd/k6
  ...did with K5. In 1995 AMD was in bad shape as far as the K5 and K6 designs go; at the same time NexGen had a great product and engineering team but no re
  8 KB (1,156 words) - 23:10, 1 August 2016
• intel/microarchitectures/coffee lake
  ...for the additional cores, Intel needed to increase the number of pins that go to the power rails of the die. Since there is a practical limit as to how m
  30 KB (4,192 words) - 13:48, 10 December 2023
• amd/microarchitectures/zen
  ...flow and forwarding mechanisms) that eliminate the need for operations to go through the high power ALUs and decoders, increasing the overall power effi ..., instructions are fetched from the L1$ at 32B aligned bytes per cycle and go to the instruction byte buffer and through the pick stage to the decode. Ac
  79 KB (12,095 words) - 15:27, 9 June 2023
• intel/microarchitectures/gen9.5
  ...EU threads awaiting the return of a message from the Shared Function unit go into temporary sleep.
  29 KB (3,752 words) - 13:14, 19 April 2023
• intel/microarchitectures/gen9
  ...EU threads awaiting the return of a message from the Shared Function unit go into temporary sleep.
  33 KB (4,255 words) - 17:41, 1 November 2018
• wafer size
  ...price tag of $25 to $40 billion<ref>G450C</ref> with other estimates that go as high as $100B. The monumental cost associated with the transition create
  2 KB (283 words) - 19:42, 28 June 2019
• phytium/microarchitectures/xiaomi
  From dispatch, [[out-of-order]] instructions go into 4 discrete scheduling queues: 2x Integer/SIMD, 1x FP/SIMD, and 1x Load
  7 KB (940 words) - 00:12, 8 March 2021
• intel/microarchitectures/merced
  ** Software can issue "advanced loads", which go into a Advanced Load Address Table that checks for conflicting stores. Soft
  7 KB (978 words) - 21:16, 20 January 2021
• intel/atom/z605
  ...southbridge]] chipset (PCH MP30) over two buses: cDMI and cDVO. Both buses go from the SoC to the chipset. cDMI, which is used as the data interface link
  6 KB (775 words) - 16:14, 13 December 2017
• intel/atom/z600
  ...southbridge]] chipset (PCH MP30) over two buses: cDMI and cDVO. Both buses go from the SoC to the chipset. cDMI, which is used as the data interface link
  6 KB (782 words) - 16:14, 13 December 2017
• intel/atom/z650
  ...southbridge]] chipset (PCH MP30) over two buses: cDMI and cDVO. Both buses go from the SoC to the chipset. cDMI, which is used as the data interface link
  6 KB (774 words) - 16:15, 13 December 2017
• intel/atom/z670
  ...southbridge]] chipset (PCH MP30) over two buses: cDMI and cDVO. Both buses go from the SoC to the chipset. cDMI, which is used as the data interface link
  6 KB (792 words) - 16:15, 13 December 2017
• intel/atom/z610
  ...southbridge]] chipset (PCH MP30) over two buses: cDMI and cDVO. Both buses go from the SoC to the chipset. cDMI, which is used as the data interface link
  6 KB (785 words) - 16:14, 13 December 2017
• intel/atom/z612
  ...southbridge]] chipset (PCH MP30) over two buses: cDMI and cDVO. Both buses go from the SoC to the chipset. cDMI, which is used as the data interface link
  6 KB (785 words) - 16:14, 13 December 2017
• intel/atom/z615
  ...southbridge]] chipset (PCH MP30) over two buses: cDMI and cDVO. Both buses go from the SoC to the chipset. cDMI, which is used as the data interface link
  6 KB (786 words) - 16:14, 13 December 2017
• intel/atom/z620
  ...southbridge]] chipset (PCH MP30) over two buses: cDMI and cDVO. Both buses go from the SoC to the chipset. cDMI, which is used as the data interface link
  6 KB (785 words) - 16:14, 13 December 2017
• intel/atom/z625
  ...southbridge]] chipset (PCH MP30) over two buses: cDMI and cDVO. Both buses go from the SoC to the chipset. cDMI, which is used as the data interface link
  6 KB (786 words) - 16:15, 13 December 2017
• intel/upgrade service
  ...Intel makes use of price segmentation. Price segmentation allows Intel to go after the low end of the market with a lower price devices without compromi
  4 KB (545 words) - 12:49, 18 July 2020

View (previous 20 | next 20) (20 | 50 | 100 | 250 | 500)