From WikiChip
Search results
Page title matches
Page text matches
- ...with Loihi including a Loihi Python API, a compiler, and a set of runtime libraries for building and executing SNNs on Loihi. For the most part, the API is sim ...s such as a DVS camera or a silicon cochlea. The board communicates with a standard "super host" CPU which can be used to send commands to the board and to the12 KB (1,817 words) - 01:28, 1 October 2021
- The microcontroller block is a fairly standard MCU with many of the standard features. The MCU is situated on its own power domain with the peripherals ...{{ethz|PULP}} and further enhanced by GreenWaves is the use of the RISC-V standard ISA extension mechanism {{risc-v|non-standard_extensions|to enhance}} the c6 KB (981 words) - 14:11, 28 February 2018
- [[Persistent memory]] differs from standard [[DRAM]] in a great number of ways. Unlike traditional [[volatile memory]] ...ics for a [[persistent memory-aware file system]]. The model uses the same standard file semantics the industry has been using for 30-some years and apply it t4 KB (637 words) - 14:41, 19 November 2018
File:ss-5nm-cells.svg [[Samsung]] [[5-nanometer 5LPE]] standard cell libraries. Diagram by WikiChip.(3,366 × 1,329 (59 KB)) - 22:27, 13 October 2019