From WikiChip
EPYC 7502P - AMD
< amd‎ | epyc
Revision as of 11:54, 6 August 2019 by David (talk | contribs) (7502P)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
no photo (ic).svg
General Info
Microarchitecture
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/epyc/7502p&oldid=92979"
Facts about "EPYC 7502P - AMD"
RDF feed
base frequency2,500 MHz (2.5 GHz, 2,500,000 kHz) +
clock multiplier25 +
core count32 +
core family23 +
core nameRome +
designerAMD +
die count5 +
familyEPYC +
first announcedAugust 7, 2019 +
first launchedAugust 7, 2019 +
full page nameamd/epyc/7502p +
has locked clock multipliertrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isax86-64 +
isa familyx86 +
ldateAugust 7, 2019 +
manufacturerTSMC + and GlobalFoundries +
market segmentServer +
max cpu count1 +
max memory4,194,304 MiB (4,294,967,296 KiB, 4,398,046,511,104 B, 4,096 GiB, 4 TiB) +
microarchitectureZen 2 +
model number7502P +
nameEPYC 7502P +
packageSP3 + and FCLGA-4094 +
part number100-000000045 +
process7 nm (0.007 μm, 7.0e-6 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) +
series7002 +
smp max ways1 +
socketSP3 + and LGA-4094 +
tdp180 W (180,000 mW, 0.241 hp, 0.18 kW) +
technologyCMOS +
thread count64 +
turbo frequency3,350 MHz (3.35 GHz, 3,350,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +