From WikiChip
Matrix-2000 - NUDT
< nudt
Revision as of 19:55, 20 October 2017 by David (talk | contribs)

Template:mpu Matrix-2000 is a 128-core many-core processor designed by NUDT and introduced in 2017. This chip was designed exclusively for China's Tianhe-2 supercomputer.

Retrieved from "https://en.wikichip.org/w/index.php?title=nudt/matrix-2000&oldid=66066"
Facts about "Matrix-2000 - NUDT"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Matrix-2000 - NUDT#package +
base frequency1,200 MHz (1.2 GHz, 1,200,000 kHz) +
core count128 +
designerNUDT +
first announced2015 +
first launched2017 +
full page namenudt/matrix-2000 +
has ecc memory supporttrue +
instance ofmicroprocessor +
ldate2017 +
main imageFile:matrix-2000 (front).png +
main image captionMatrix-2000, package front +
max memory bandwidth143.1 GiB/s (146,534.4 MiB/s, 153.652 GB/s, 153,652.455 MB/s, 0.14 TiB/s, 0.154 TB/s) +
max memory channels8 +
model numberMatrix-2000 +
nameMatrix-2000 +
packageFCCLGA-4201 +
power dissipation240 W (240,000 mW, 0.322 hp, 0.24 kW) +
supported memory typeDDR4-2400 +
technologyCMOS +
thread count128 +
word size64 bit (8 octets, 16 nibbles) +