- 
         WikiChip 
        WikiChip
 
- 
        
             Architectures 
        Popular x86
 - 
                                Intel- Client
- Server
- Big Cores
- Small Cores
 
- 
                                AMD
 Popular ARM
 - 
                                ARM- Server
- Big
- Little
 
- 
                                Cavium
- 
                                Samsung
 
- 
                                
- 
         Chips 
        Popular Families
 - 
                                Ampere
- 
                                Apple
- 
                                Cavium
- 
                                HiSilicon
- 
                                MediaTek
- 
                                NXP
- 
                                Qualcomm
- 
                                Renesas
- 
                                Samsung
 
- 
                                
From WikiChip
					
    Xeon Gold 6126  - Intel    
                	
														Template:mpu Xeon Gold 6126 is a 64-bit x86 high-performance server multiprocessor set to be introduced by Intel in the second quarter of 2017. This processor is based on the server configuration of the Skylake microarchitecture (a Skylake SP core) and is manufactured on Intel's 14 nm process. The 6126 operates at 2.6 GHz
Facts about "Xeon Gold 6126  - Intel"
| has ecc memory support | true + | 
| l1$ size | 768 KiB (786,432 B, 0.75 MiB) + | 
| l1d$ description | 8-way set associative + | 
| l1d$ size | 384 KiB (393,216 B, 0.375 MiB) + | 
| l1i$ description | 8-way set associative + | 
| l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + | 
| l2$ description | 16-way set associative + | 
| l2$ size | 12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) + | 
| l3$ description | 11-way set associative + | 
| l3$ size | 16.5 MiB (16,896 KiB, 17,301,504 B, 0.0161 GiB) + | 
| max memory bandwidth | 119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) + | 
| max memory channels | 6 + | 
| supported memory type | DDR4-2666 + | 
