From WikiChip
Godson-2G - Loongson
Template:mpu Godson-2G (龙芯2G) is a 64-bit MIPS performance processor developed by ICT and later Loongson for desktop computers. Introduced in late-2010, the Godson-2G operates at up to 1 GHz consuming up to 15 W. This chip was manufactured on STMicroelectronics' 65 nm process.
This specific models incorporates a considerably larger 2nd level cache compared to the rest of the Godson 2 family along with an extended number of additional interfaces in a relatively large package. The Godson-2G integrates the majority of the southbridge on-die.
Cache
- Main article: GS464 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller
Integrated Memory Controller
|
||||||||||||||
|
Expansions
This chip has integrated HyperTransport 1.0 operating at 400 MHz.
Die Shot
- 65 nm process
- 100,000,000 transistors
- 53.54 mm² die size
References
- Zhao, Ji-Ye, et al. "Physical Design Methodology for Godson-2G Microprocessor." Journal of Computer Science and Technology 25.2 (2010): 225-231.
- Weiwu Hu, Yunji Chen. "GS464V: A High-Performance Low-Power XPU with 512-Bit Vector Extension". HotChips 22 (2010).
- Loongson Technology, "龙芯芯片产品技术白皮书" ("Godson chip product technology white paper")
Facts about "Godson-2G - Loongson"
base frequency | 1,000 MHz (1 GHz, 1,000,000 kHz) + |
bus speed | 400 MHz (0.4 GHz, 400,000 kHz) + |
bus type | HyperTransport 1.0 + |
clock multiplier | 2.5 + |
core count | 1 + |
core name | GS464 + |
designer | Loongson + |
die area | 53.54 mm² (0.083 in², 0.535 cm², 53,540,000 µm²) + |
family | Godson 2 + |
first announced | April 2009 + |
first launched | November 2010 + |
full page name | loongson/godson 2/2g + |
has ecc memory support | true + |
instance of | microprocessor + |
isa | MIPS64 + |
isa family | MIPS + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 4-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
ldate | November 2010 + |
main image | + |
main image caption | Godson-2G chip + |
manufacturer | STMicroelectronics + |
market segment | Desktop + |
max cpu count | 1 + |
max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + |
max memory channels | 1 + |
microarchitecture | GS464 + |
model number | 2G + |
name | Godson-2G + |
power dissipation | 3 W (3,000 mW, 0.00402 hp, 0.003 kW) + |
process | 65 nm (0.065 μm, 6.5e-5 mm) + |
series | Godson 2 + |
smp max ways | 1 + |
supported memory type | DDR3-800 + |
technology | CMOS + |
thread count | 1 + |
transistor count | 100,000,000 + |
word size | 64 bit (8 octets, 16 nibbles) + |