Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Gen6 - Microarchitectures - Intel
< intel | microarchitectures
| Edit Values | |
| Gen6 µarch | |
| General Info | |
| Arch Type | GPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | September 13, 2010 |
| Process | 32 nm |
| Succession | |
Gen6 (Generation 6) is the microarchitecture for Intel's graphics processing unit utilized by Sandy Bridge-based microprocessors. Gen6 is the successor to Ironlake used by Westmere. The Gen6 microarchitecture is designed separately by Intel and then integrated onto the same Sandy Bridge SoC die.
Datasheets
Manuals
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/gen6&oldid=38550"
Facts about "Gen6 - Microarchitectures - Intel"
| codename | Gen6 + |
| designer | Intel + |
| first launched | September 13, 2010 + |
| full page name | intel/microarchitectures/gen6 + |
| instance of | microarchitecture + |
| manufacturer | Intel + |
| microarchitecture type | GPU + |
| name | Gen6 + |
| process | 32 nm (0.032 μm, 3.2e-5 mm) + |