From WikiChip
Comet Lake - Microarchitectures - Intel
< intel‎ | microarchitectures
Revision as of 15:41, 8 May 2020 by 13.248.98.14 (talk)

Edit Values
Comet Lake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Process14 nm
Core Configs4
Pipeline
TypeSuperscalar, Superpipeline
OoOEYes
SpeculativeYes
Reg RenamingYes
Stages14-19
Decode5-way
Instructions
ISAx86-64
ExtensionsMOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA3, F16C, BMI, BMI2, VT-x, VT-d, TXT, TSX, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVE, SGX, MPX
Cache
L1I Cache32 KiB/core
8-way set associative
L1D Cache32 KiB/core
8-way set associative
L2 Cache256 KiB/core
4-way set associative
L3 Cache2 MiB/core
Up to 16-way set associative
L4 Cache128 MiB/package
on Iris Pro GPUs only
Cores
Core NamesComet Lake U,
Comet Lake S
Succession

Comet Lake (CML) is a microarchitecture designed by Intel as a successor to Coffee Lake and Whiskey Lake for desktops, high-performance mobile devices, and ultra-low power mobile devices. Mobile Comet Lake-U Series was announced on August 21, 2019[1], mobile Comet Lake-H series on April 2, 2020[2] and desktop Comet Lake-S series on April 30, 2020.[3]


Codenames

Core Abbrev Description Graphics Target
Comet Lake S CML-S Mainstream performance GT2 Desktop performance to value, AiOs, and minis
Comet Lake U CML-U Ultra-low power GT2 Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room

Brands

Intel is expected to release Comet Lake under 3 main brand families:

Logo Family General Description Differentiating Features
Cores HT AVX AVX2 TBT ECC
core i3 logo (2015).png Core i3 Low-end Performance
core i5 logo (2015).png Core i5 Mid-range Performance
core i7 logo (2015).png Core i7 High-end Performance

Release Dates

Comet Lake launched in August 2019.

Compatibility

New text document.svg This section is empty; you can help add the missing info by editing this page.

Compiler support

Compiler Arch-Specific Arch-Favorable
ICC -march=skylake -mtune=skylake
GCC -march=skylake -mtune=skylake
LLVM -march=skylake -mtune=skylake
Visual Studio /arch:AVX2 /tune:skylake

CPUID

New text document.svg This section is empty; you can help add the missing info by editing this page.

Architecture

Key changes from Coffee Lake

New text document.svg This section is empty; you can help add the missing info by editing this page.

See also

  • ↑ https://newsroom.intel.com/news/intel-expands-10th-gen-intel-core-mobile-processor-family-offering-double-digit-performance-gains/
  • ↑ https://newsroom.intel.com/news/10th-gen-intel-core-h-series-introduces-worlds-fastest-mobile-processor-5-3-ghz/
  • ↑ https://newsroom.intel.com/news/intel-delivers-worlds-fastest-gaming-processor/
    • Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/comet_lake&oldid=96776"
    Facts about "Comet Lake - Microarchitectures - Intel"
    RDF feed
    codenameComet Lake +
    core count4 +
    designerIntel +
    full page nameintel/microarchitectures/comet lake +
    instance ofmicroarchitecture +
    instruction set architecturex86-64 +
    manufacturerIntel +
    microarchitecture typeCPU +
    nameComet Lake +
    pipeline stages (max)19 +
    pipeline stages (min)14 +
    process14 nm (0.014 μm, 1.4e-5 mm) +