From WikiChip
arm holdings/microarchitectures/neoverse n1
< arm holdings
Revision as of 17:48, 23 March 2020 by 87.98.233.150 (talk) (Blanked the page)

Retrieved from "https://en.wikichip.org/w/index.php?title=arm_holdings/microarchitectures/neoverse_n1&oldid=96449"
Facts about "Neoverse N1 - Microarchitectures - ARM"
RDF feed
codenameNeoverse N1 +
core count4 +, 8 +, 16 +, 32 +, 64 +, 96 + and 128 +
designerARM Holdings +
first launchedFebruary 20, 2019 +
full page namearm holdings/microarchitectures/neoverse n1 +
instance ofmicroarchitecture +
instruction set architectureARMv8.2 +
manufacturerTSMC +
microarchitecture typeCPU +
nameNeoverse N1 +
pipeline stages11 +
process7 nm (0.007 μm, 7.0e-6 mm) +