From WikiChip
Quicksilver - Microarchitectures - Ampere
< ampere computing
Revision as of 06:23, 27 June 2020 by 118.93.255.12 (talk) (Added "Mystique" as successor (post March 3rd, 2020 embargo release.)

Edit Values
Quicksilver µarch
General Info
Arch TypeCPU
DesignerAmpere Computing
ManufacturerTSMC
Introduction2019
Process7 nm
Pipeline
TypeSuperscalar
OoOEYes
SpeculativeYes
Reg RenamingYes
Instructions
ISAARMv8.2
Succession

Quicksilver is Ampere's successor to Skylark, a planned 7 nm ARM microarchitecture for servers.

Release Dates

ampere quicksilver roadmap.png

Quicksilver is planned to be launched sometime in 2019.

Technology

Quicksilver will be fabricated on TSMC's 7 nm process.

Architecture

Key changes from Skylark

  • 7 nm process (from 16 nm)
  • Higher IPC
  • Higher core count (from 32-core)
  • ARMv8.2 support (from ARMv8)
  • Multi-socket support
  • Faster memory (3200 MT/s from 2666 MT/s)
  • PCIe 4.0 support (from 3.0)
  • CCIX connectivity support
Retrieved from "https://en.wikichip.org/w/index.php?title=ampere_computing/microarchitectures/quicksilver&oldid=97373"
Facts about "Quicksilver - Microarchitectures - Ampere"
RDF feed
codenameQuicksilver +
designerAmpere Computing +
first launched2019 +
full page nameampere computing/microarchitectures/quicksilver +
instance ofmicroarchitecture +
instruction set architectureARMv8.2 +
manufacturerTSMC +
microarchitecture typeCPU +
nameQuicksilver +
process7 nm (0.007 μm, 7.0e-6 mm) +