From WikiChip
Alder Lake - Microarchitectures - Intel
< intel‎ | microarchitectures
Revision as of 05:09, 21 July 2020 by 60.52.45.117 (talk) (https://www.mail-archive.com/linux-kernel@vger.kernel.org/msg2242174.html →‎Hybrid Core/Atom Processors: #define INTEL_FAM6_ALDERLAKE 0x97)

Edit Values
Alder Lake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2021
Process10 nm
Instructions
ISAx86-64
Succession

Alder Lake (ADL) is Intel's successor to Tiger Lake, a 10 nm microarchitecture for mainstream workstations, desktops, and mobile devices.


Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.

Process Technology

History

Architecture

Key changes from Ice Lake

  • Core
    • Hybrid Core(big core) & Atom(small core) microarchitecture
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/alder_lake&oldid=97577"
Facts about "Alder Lake - Microarchitectures - Intel"
RDF feed
codenameAlder Lake +
designerIntel +
first launched2021 +
full page nameintel/microarchitectures/alder lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameAlder Lake +
processing element count32 EU igpu + and 96 EU igpu +