From WikiChip
ARM11 - Microarchitectures - ARM
< arm holdings
Revision as of 04:05, 31 December 2018 by David (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
ARM11 µarch
General Info
Arch TypeCPU
DesignerARM Holdings
ManufacturerTSMC
IntroductionApril 29, 2002
Succession

ARM11 is the successor to the ARM10, a low-power performance ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as an IP core and is sold to other semiconductor companies to be implemented in their own chips. The ARM11 was designed by the Arm Sophia-Antipolis design center.

Architecture

Key changes from ARM10

New text document.svg This section is empty; you can help add the missing info by editing this page.

Block Diagram

New text document.svg This section is empty; you can help add the missing info by editing this page.

Memory Hierarchy

New text document.svg This section is empty; you can help add the missing info by editing this page.

Licensees

In 2013 Arm reported 82 licensees. The following were named.

Die

  • 0.35 μm process
  • 5.55 mm² die size (with cache)
  • 2.85 mm² die size (without cache)
  • 333-550 MHz max frequency
  • 0.8 mW/MHz with cache
  • 0.6 mW/MHz without cache
codenameARM11 +
designerARM Holdings +
first launchedApril 29, 2002 +
full page namearm holdings/microarchitectures/arm11 +
instance ofmicroarchitecture +
manufacturerTSMC +
microarchitecture typeCPU +
nameARM11 +