From WikiChip
AMD-K6/233ACZ - AMD
Edit Values | |
AMD-K6/233ACZ | |
General Info | |
Designer | AMD |
Manufacturer | AMD |
Model Number | AMD-K6/233ACZ |
Part Number | AMD-K6/233ACZ |
Market | Mobile |
Introduction | January, 1998 (announced) March 5, 1998 (launched) |
Shop | Amazon |
General Specs | |
Family | K6 |
Series | Mobile K6 |
Locked | No |
Frequency | 233.33 MHz |
Bus type | FSB |
Bus speed | 66.66 MHz |
Bus rate | 66.66 MT/s |
Clock multiplier | 3.5 |
CPUID | 570 |
Microarchitecture | |
Microarchitecture | K6 |
Core Name | Little Foot |
Core Family | 5 |
Core Model | 7 |
Process | 250 nm |
Transistors | 8,800,000 |
Technology | CMOS |
Die | 68 mm² |
Word Size | 32 bit |
Cores | 1 |
Threads | 1 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Power dissipation | 9 W |
Vcore | 2 V ± 5% |
VI/O | 3.3 V ± 5% |
Tcase | 0 °C – 85 °C |
Tstorage | -65 °C – 150 °C |
AMD-K6/233ACZ was a 32-bit x86 mobile microprocessor designed by AMD and introduced in early 1998. This chip, which was based on AMD's new K6 microarchitecture, operated at 233 MHz and dissipated a maximum of 9 W.
Contents
Cache
- Main article: K6 § Cache
L2$ can be 256 KiB to 1 MiB, depending on manufacturer and motherboard model. L2$ is off-chip.
Cache Info [Edit Values] | ||
L1I$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
L1D$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||
|
- Auto-power down state
- Stop clock state
Documents
DataSheet
- Mobile AMD-K6 Processor Data Sheet; Publication #21049 Revision H/0; September 1999
Facts about "AMD-K6/233ACZ - AMD"
l1d$ description | 2-way set associative + |
l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |