From WikiChip
Talk:intel/microarchitectures/cascade lake
< Talk:intel‎ | microarchitectures
Revision as of 22:50, 30 May 2019 by 50.237.131.130 (talk) (→‎DTLB 1G page translations associativity: new section)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

This is the discussion page for the intel/microarchitectures/cascade lake page.

DTLB 1G page translations associativity

This page states that 1G page translations are fully associative. Intel's manual describes Skylake as 4-way. Is there a source for it being fully associative?

Retrieved from "https://en.wikichip.org/w/index.php?title=Talk:intel/microarchitectures/cascade_lake&oldid=91390"