From WikiChip
Centriq 2452 - Qualcomm
< qualcomm‎ | centriq
Revision as of 15:31, 13 December 2017 by ChippyBot (talk | contribs) (Bot: moving all {{mpu}} to {{chip}})
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
Centriq 2452
falkor centriq 2400 (front).png
General Info
DesignerQualcomm
ManufacturerSamsung
Model Number2452
MarketServer
IntroductionNovember 8, 2017 (announced)
November 8, 2017 (launched)
Release Price$1,383
General Specs
FamilyCentriq
Series2400
Frequency2,200 MHz
Turbo Frequency2,600 MHz
Microarchitecture
ISAARMv8 (ARM)
MicroarchitectureFalkor
Process10 nm
Transistors18,000,000,000
TechnologyCMOS
Die398 mm²
Word Size64 bit
Cores46
Threads46
Max Memory768 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore1 V
TDP120 W
Packaging
PackageFCLGA-2808 (LGA)falkor centriq 2400 (back).png
Dimension55 mm x 55 mm
Pitch1 mm
Contacts2808
SocketLGA-2808

Centriq 2452 is a 64-bit 46-core ARM high-performance server microprocessor designed by Qualcomm and introduced in late 2017. This processor, which is based on the Falkor microarchitecture, is fabricated on Samsung's 10LPE process. The 2452 has a base frequency of 2.2 GHz with a TDP of 120 W and a turbo frequency of 2.6 GHz. This chip supports up to 768 GiB of hexa-channel DDR4-2666 memory.

Cache

Main article: Falkor § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$4.3125 MiB
4,416 KiB
4,521,984 B
L1I$2.875 MiB
2,944 KiB
3,014,656 B
46x64 KiB8-way set associative 
L1D$1.4375 MiB
1,472 KiB
1,507,328 B
46x32 KiB8-way set associativewrite-through

L2$11.5 MiB
11,776 KiB
12,058,624 B
0.0112 GiB
  20x512 KiB8-way set associative 

L3$57.5 MiB
58,880 KiB
60,293,120 B
0.0562 GiB
  11.5x5 MiB20-way set associative 

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR4-2666
Supports ECCYes
Max Mem768 GiB
Controllers6
Channels6
Max Bandwidth119.21 GiB/s
122,071.04 MiB/s
128.001 GB/s
128,000.763 MB/s
0.116 TiB/s
0.128 TB/s
Bandwidth
Single 19.87 GiB/s
Double 39.74 GiB/s
Quad 79.47 GiB/s
Hexa 119.21 GiB/s

Expansions

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIeRevision: 3.0
Max Lanes: 32
Configuration: x16, x8, x4
SATARevision: 3.0
Max Ports: 8


Features

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported ARM Extensions & Processor Features
NEONAdvanced SIMD extension
TrustZoneTrustZone Security Extensions
PMUv3ARMv8 PMUv3 Performance Monitors Extension
CRC32CRC-32 checksum Extension
CryptoCryptographic Extension
FPFloating-point Extension
RDMARMv8.1 Rounding Double Multiply Add/Subtract
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Centriq 2452 - Qualcomm#pcie +
has ecc memory supporttrue +
l1$ size4,416 KiB (4,521,984 B, 4.313 MiB) +
l1d$ description8-way set associative +
l1d$ size1,472 KiB (1,507,328 B, 1.438 MiB) +
l1i$ description8-way set associative +
l1i$ size2,944 KiB (3,014,656 B, 2.875 MiB) +
l2$ description8-way set associative +
l2$ size11.5 MiB (11,776 KiB, 12,058,624 B, 0.0112 GiB) +
l3$ description20-way set associative +
l3$ size57.5 MiB (58,880 KiB, 60,293,120 B, 0.0562 GiB) +
max memory bandwidth119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) +
max memory channels6 +
max sata ports8 +
supported memory typeDDR4-2666 +