From WikiChip
					
    Celeron 817  - Intel    
                	
														Cache
- Main article: Sandy Bridge § Cache
 
| 
 Cache Organization  
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes.  | 
|||||||||||||||||||||||||||||||||||||
  | 
|||||||||||||||||||||||||||||||||||||
Memory controller
| 
 Integrated Memory Controller 
 | 
||||||||||||||
  | 
||||||||||||||
Expansions
Expansion Options  | 
|||||
  | 
|||||
Graphics
Features
[Edit/Modify Supported Features]
| 
 Supported x86 Extensions & Processor Features 
 | 
||
| 
 | 
||
Facts about "Celeron 817  - Intel"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.  | Celeron 817 - Intel#package + and Celeron 817 - Intel#pcie + | 
| base frequency | 1,600 MHz (1.6 GHz, 1,600,000 kHz) + | 
| bus links | 4 + | 
| bus rate | 5,000 MT/s (5 GT/s, 5,000,000 kT/s) + | 
| bus type | DMI 2.0 + | 
| chipset | Cougar Point + | 
| clock multiplier | 16 + | 
| core count | 2 + | 
| core family | 6 + | 
| core model | 42 + | 
| core name | Sandy Bridge M + | 
| core stepping | J1 + and Q0 + | 
| core voltage (max) | 1.52 V (15.2 dV, 152 cV, 1,520 mV) + | 
| core voltage (min) | 0.3 V (3 dV, 30 cV, 300 mV) + | 
| cpuid | 0x206A7 + | 
| designer | Intel + | 
| device id | 0x0106 + | 
| die area | 131 mm² (0.203 in², 1.31 cm², 131,000,000 µm²) + | 
| family | Celeron + | 
| first announced | 2012 + | 
| first launched | 2012 + | 
| full page name | intel/celeron/817 + | 
| has ecc memory support | false + | 
| has feature | Enhanced SpeedStep Technology +, Intel VT-x + and Flex Memory Access + | 
| has intel enhanced speedstep technology | true + | 
| has intel flex memory access support | true + | 
| has intel vt-x technology | true + | 
| has locked clock multiplier | true + | 
| instance of | microprocessor + | 
| integrated gpu | HD Graphics (Sandy Bridge) + | 
| integrated gpu base frequency | 350 MHz (0.35 GHz, 350,000 KHz) + | 
| integrated gpu designer | Intel + | 
| integrated gpu execution units | 6 + | 
| integrated gpu max frequency | 800 MHz (0.8 GHz, 800,000 KHz) + | 
| isa | x86-64 + | 
| isa family | x86 + | 
| l1$ size | 128 KiB (131,072 B, 0.125 MiB) + | 
| l1d$ description | 8-way set associative + | 
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + | 
| l1i$ description | 8-way set associative + | 
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + | 
| l2$ description | 8-way set associative + | 
| l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + | 
| l3$ description | 8-way set associative + | 
| l3$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + | 
| ldate | 2012 + | 
| manufacturer | Intel + | 
| market segment | Mobile + | 
| max cpu count | 1 + | 
| max junction temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + | 
| max memory | 16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB, 0.0156 TiB) + | 
| max memory bandwidth | 19.87 GiB/s (20,346.88 MiB/s, 21.335 GB/s, 21,335.25 MB/s, 0.0194 TiB/s, 0.0213 TB/s) + | 
| max memory channels | 2 + | 
| max storage temperature | 398.15 K (125 °C, 257 °F, 716.67 °R) + | 
| microarchitecture | Sandy Bridge + | 
| min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + | 
| min storage temperature | 248.15 K (-25 °C, -13 °F, 446.67 °R) + | 
| model number | 817 + | 
| name | Celeron 817 + | 
| package | FCBGA-1023 + | 
| part number | AV8062701079800 +, AV8062701079801 +, AV8062701079802 + and AV8062701345700 + | 
| platform | Sandy Bridge M + | 
| power dissipation (idle) | 2.3 W (2,300 mW, 0.00308 hp, 0.0023 kW) + | 
| process | 32 nm (0.032 μm, 3.2e-5 mm) + | 
| s-spec | SR07H +, SR0EF +, SR0PX + and SR0VM + | 
| series | 800 + | 
| smp max ways | 1 + | 
| supported memory type | DDR3-1333 + and DDR3-1066 + | 
| tdp | 17 W (17,000 mW, 0.0228 hp, 0.017 kW) + | 
| technology | CMOS + | 
| thread count | 2 + | 
| transistor count | 504,000,000 + | 
| word size | 64 bit (8 octets, 16 nibbles) + |