From WikiChip
CN5745-900 SSP - Cavium
< cavium‎ | octeon plus
Revision as of 23:31, 28 December 2016 by ChipIt (talk | contribs)

Template:mpu CN5745-900 SSP is a 64-bit deca-core MIPS secure storage processor (SSP) designed by Cavium and introduced in 2007. This processor, which incorporates ten cnMIPS cores, operates at 900 MHZ and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as RAID, encryption, networking, TCP & QoS acceleration.