Semiconductor & Computer Engineering
From WikiChip
CN3830-500 SCP - Cavium
Template:mpu The CN3830-500 SCP is a 64-bit quad-core MIPS secure network communication microprocessor (SNP) designed by Cavium and introduced in 2005. This processor, which incorporates four cnMIPS cores, operates at 500 MHz. This processor includes a number of hardware networking accelerators including units for high-performance packet I/O processing, QoS, TCP, and encryption. This MPU supports up to 16 GiB of DDR2-800 ECC memory.
Facts about "CN3830-500 SCP - Cavium"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | CN3830-500 SCP - Cavium#package + |
| base frequency | 500 MHz (0.5 GHz, 500,000 kHz) + |
| core count | 4 + |
| core name | cnMIPS + |
| designer | Cavium + |
| family | OCTEON + |
| first announced | September 13, 2004 + |
| first launched | June 1, 2005 + |
| full page name | cavium/octeon/cn3830-500bg1521-scp + |
| has ecc memory support | true + |
| has hardware accelerators for cryptography | true + |
| has hardware accelerators for network quality of service processing | true + |
| has hardware accelerators for tcp packet processing | true + |
| instance of | microprocessor + |
| isa | MIPS64 + |
| isa family | MIPS + |
| l1$ size | 160 KiB (163,840 B, 0.156 MiB) + |
| l1d$ description | 64-way set associative + |
| l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| l1i$ description | 64-way set associative + |
| l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| ldate | June 1, 2005 + |
| main image |  + |
| manufacturer | TSMC + |
| market segment | Networking + |
| max cpu count | 1 + |
| max memory | 16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB, 0.0156 TiB) + |
| max memory bandwidth | 11.92 GiB/s (12,206.08 MiB/s, 12.799 GB/s, 12,799.003 MB/s, 0.0116 TiB/s, 0.0128 TB/s) + |
| max memory channels | 1 + |
| microarchitecture | cnMIPS + |
| model number | CN3830-500 SCP + |
| name | Cavium CN3830-500 SCP + |
| package | FCBGA-1521 + |
| part number | CN3830-500BG1521-SCP + |
| process | 130 nm (0.13 μm, 1.3e-4 mm) + |
| series | CN3800 + |
| smp max ways | 1 + |
| supported memory type | DDR2-800 + |
| technology | CMOS + |
| thread count | 4 + |
| word size | 64 bit (8 octets, 16 nibbles) + |
