Core M7-6Y75 - Intel

From WikiChip

< intel‎ | core m

Revision as of 20:16, 3 June 2017 by At32Hz (talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Template:mpu Core M7-6Y75 is an ultra-low power 64-bit dual-core x86 microprocessor introduced by Intel in late 2015. This MPU operates at 1.2 GHz with a max turbo frequency of 3.1 GHz. This chip, which is manufactured on a 14 nm process, is based on the Skylake microarchitecture. The Core M7-6Y75 incorporates Intel's HD Graphics 515 Gen9 GPU clocked at 300 MHz with turbo frequency of 1 GHz.

1 Cache
2 Memory controller
3 Expansions
4 Graphics
5 Features
6 Drivers

Cache

Main article: Skylake § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

128 KiB

131,072 B
0.125 MiB

L1I$	64 KiB 65,536 B 0.0625 MiB	2x32 KiB	8-way set associative
L1D$	64 KiB 65,536 B 0.0625 MiB	2x32 KiB	8-way set associative	write-back

L2$

512 KiB

0.5 MiB
524,288 B
4.882812e-4 GiB

		2x256 KiB	4-way set associative	write-back

L3$

4 MiB

4,096 KiB
4,194,304 B
0.00391 GiB

		2x2 MiB		write-back

Memory controller

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	LPDDR3-1866
Supports ECC	No
Max Mem	16 GiB
Controllers	1
Channels	2
Max Bandwidth	27.81 GiB/s 28,477.44 MiB/s 29.861 GB/s 29,860.76 MB/s 0.0272 TiB/s 0.0299 TB/s
Bandwidth	Single 13.91 GiB/s Double 27.81 GiB/s

Expansions

[Edit/Modify Expansions Info]

Expansion Options

PCIe

Revision	3.0
Max Lanes	10
Configs	1x4, 2x2, 1x2+2x1, 4x1

Graphics

[Edit/Modify IGP Info]

Integrated Graphics Information

GPU

HD Graphics 515

Designer

Intel

Device ID

0x191E

Execution Units

Max Displays

Max Memory

16 GiB

16,384 MiB
16,777,216 KiB
17,179,869,184 B

Frequency

300 MHz

0.3 GHz
300,000 KHz

Burst Frequency

1,000 MHz

1 GHz
1,000,000 KHz

Output

DP, eDP, HDMI, DVI

Max Resolution

HDMI	4096x2304 @24 Hz
DP	3840x2160 @60 Hz
eDP	3840x2160 @60 Hz

Standards

DirectX	12
OpenGL	4.4
OpenCL	2.0
DP	1.2
eDP	1.3
HDMI	1.4a

Additional Features

Intel Quick Sync Video

Intel InTru 3D

Intel Clear Video

Intel Clear Video HD

[Edit] Skylake (Gen9) Hardware Accelerated Video Capabilities
Codec	Encode			Decode
Codec	Profiles	Levels	Max Resolution	Profiles	Levels	Max Resolution
MPEG-2 (H.262)	Main	High	1080p (FHD)	Main	Main, High	1080p (FHD)
MPEG-4 AVC (H.264)	High, Main	5.1	2160p (4K)	Main, High, SHP, MHP	5.1	2160p (4K)
JPEG/MJPEG	Baseline	-	16k x 16k	Baseline	Unified	16k x 16k
HEVC (H.265)	Main	5.1	2160p (4K)	Main, Main 10	5.1	2160p (4K)
VC-1	✘			Advanced, Main, Simple	3, High	3840x3840
VP8	Unified	Unified	-	0	Unified	1080p
VP9	✘			0	Unified	2160p (4K)

Features

Template:mpu features

Drivers

Drivers

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/core_m/m7-6y75&oldid=44122"

Facts about "Core m7-6Y75 - Intel"

RDF feed

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Core m7-6Y75 - Intel#io +
base frequency	1,200 MHz (1.2 GHz, 1,200,000 kHz) +
bus type	DMI 3.0 +
clock multiplier	12 +
core count	2 +
core family	6 +
core model	78 +
core name	Skylake Y +
core stepping	D1 +
designer	Intel +
device id	0x191E +
die area	98.57 mm² (0.153 in², 0.986 cm², 98,570,000 µm²) +
die count	2 +
die length	10.3 mm (1.03 cm, 0.406 in, 10,300 µm) +
die width	9.57 mm (0.957 cm, 0.377 in, 9,570 µm) +
drivers url	https://downloadcenter.intel.com/product/94025 +
family	Core m7 +
first announced	September 1, 2015 +
first launched	September 27, 2015 +
full page name	intel/core m/m7-6y75 +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has ecc memory support	false +
has extended page tables support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables +, Transactional Synchronization Extensions +, Memory Protection Extensions +, Software Guard Extensions +, Secure Key Technology +, OS Guard +, Flex Memory Access +, Smart Response Technology +, My WiFi Technology + and Stable Image Platform Program +
has intel enhanced speedstep technology	true +
has intel flex memory access support	true +
has intel my wifi technology support	true +
has intel secure key technology	true +
has intel smart response technology support	true +
has intel stable image platform program support	true +
has intel supervisor mode execution protection	true +
has intel trusted execution technology	true +
has intel turbo boost technology 2 0	true +
has intel vpro technology	true +
has intel vt-d technology	true +
has intel vt-x technology	true +
has locked clock multiplier	true +
has second level address translation support	true +
has simultaneous multithreading	true +
has transactional synchronization extensions	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
integrated gpu	HD Graphics 515 +
integrated gpu base frequency	300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu designer	Intel +
integrated gpu execution units	24 +
integrated gpu max frequency	1,000 MHz (1 GHz, 1,000,000 KHz) +
integrated gpu max memory	16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB) +
is multi-chip package	true +
isa	x86-64 +
isa family	x86 +
l1$ size	128 KiB (131,072 B, 0.125 MiB) +
l1d$ description	8-way set associative +
l1d$ size	64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description	8-way set associative +
l1i$ size	64 KiB (65,536 B, 0.0625 MiB) +
l2$ description	4-way set associative +
l2$ size	0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ size	4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
ldate	September 27, 2015 +
main image	+
manufacturer	Intel +
market segment	Mobile +
max cpu count	1 +
max junction temperature	373.15 K (100 °C, 212 °F, 671.67 °R) +
max memory	16,384 MiB (16,777,216 KiB, 17,179,869,184 B, 16 GiB, 0.0156 TiB) +
max memory bandwidth	27.81 GiB/s (28,477.44 MiB/s, 29.861 GB/s, 29,860.76 MB/s, 0.0272 TiB/s, 0.0299 TB/s) +
max memory channels	2 +
max pcie lanes	10 +
microarchitecture	Skylake +
min junction temperature	278.15 K (5 °C, 41 °F, 500.67 °R) +
model number	m7-6Y75 +
name	Core m7-6Y75 +
package	FCBGA-1515 +
part number	HE8066201922875 +
platform	Skylake +
process	14 nm (0.014 μm, 1.4e-5 mm) +
release price	$ 393.00 (€ 353.70, £ 318.33, ¥ 40,608.69) +
s-spec	SR2EH +
sdp	3 W (3,000 mW, 0.00402 hp, 0.003 kW) +
series	m-6Y +
smp max ways	1 +
supported memory type	LPDDR3-1866 + and DDR3L-1600 +
tdp	4.5 W (4,500 mW, 0.00603 hp, 0.0045 kW) +
tdp down	3.5 W (3,500 mW, 0.00469 hp, 0.0035 kW) +
tdp down frequency	600 MHz (0.6 GHz, 600,000 kHz) +
tdp up	7 W (7,000 mW, 0.00939 hp, 0.007 kW) +
tdp up frequency	1,500 MHz (1.5 GHz, 1,500,000 kHz) +
technology	CMOS +
thread count	4 +
transistor count	1,750,000,000 +
turbo frequency (1 core)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (2 cores)	2,900 MHz (2.9 GHz, 2,900,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +
x86/has memory protection extensions	true +
x86/has software guard extensions	true +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas

Samsung

Contents

Cache

Memory controller

Expansions

Graphics

Features

Drivers