Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
K6-2 - AMD
< amd
| AMD K6-2 | |
| |
| Marketing Logo | |
| Developer | AMD |
| Manufacturer | AMD |
| Type | Microprocessors |
| Introduction | May 28, 1998 (announced) June, 1998 (launch) |
| Production | 1998 |
| Architecture | Pentium II-compatible superscalar microprocessors with MMX and 3DNow! |
| ISA | IA-32 |
| µarch | K6-2 |
| Word size | 32 bit 4 octets
8 nibbles |
| Process | 250 nm 0.25 μm
2.5e-4 mm |
| Technology | CMOS |
| Clock | 233 MHz-550 MHz |
| Package | CPGA-321 |
| Socket | Socket 7, Super Socket 7 |
| Succession | |
| ← | → |
| K6 | K6-III |
K6-2 was a family of 32-bit x86 microprocessors introduced by AMD in early 1998 as a successor to the K6 family. These processors introduced a number of enhancements including support for Super Socket 7 with bus speeds of up to 100 MHz and 3DNow! SIMD extension.
Retrieved from "https://en.wikichip.org/w/index.php?title=amd/k6-2&oldid=22976"
Facts about "K6-2 - AMD"
| designer | AMD + |
| first announced | May 28, 1998 + |
| first launched | June 1998 + |
| full page name | amd/k6-2 + |
| instance of | microprocessor family + |
| instruction set architecture | IA-32 + |
| main designer | AMD + |
| manufacturer | AMD + |
| microarchitecture | K6-2 + |
| name | AMD K6-2 + |
| package | CPGA-321 + and CBGA-360 + |
| process | 250 nm (0.25 μm, 2.5e-4 mm) + |
| socket | Socket 7 +, Super Socket 7 + and BGA-360 + |
| technology | CMOS + |
| word size | 32 bit (4 octets, 8 nibbles) + |