-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
X704-466 - Exponential Technology
Template:mpu X704 466 MHz was a PowerPC-compatible microprocessor operating at 466 MHz announced in January 1997 by Exponential Technology. The company folded before the model ever reaching market (See X704 § History).
Cache
- Main article: X704 § Cache
Level 3 can be provided externally with cache size of 512 KiB to 2 MiB.
Cache Info [Edit Values] | ||
L1I$ | 2 KiB 2,048 B 0.00195 MiB |
1x2 KiB direct mapped |
L1D$ | 2 KiB 2,048 B 0.00195 MiB |
1x2 KiB direct mapped |
L2$ | 32 KiB 0.0313 MiB 32,768 B 3.051758e-5 GiB |
1x32 KiB 8-way set associative |
Graphics
This SoC has no integrated graphics processing unit.
Features
- Fully PowerPC 60x-compatible architecture
- IEEE 1149.1-compliant JTAG test access port
- IEEE 754-compliant single-precision and double-precision arithmetic
- Support for standard PowerPC 60X bus with 64 bits of data and 32 bits of address
- Support for all PowerPC cache operations
- Support for PowerEndian and BigEndian modes
Documents
Manuals
- X704 Technical Summary, 1996
See also
Retrieved from "https://en.wikichip.org/w/index.php?title=exponential_technology/x704/466&oldid=25833"
Facts about "X704-466 - Exponential Technology"
l1d$ description | direct mapped + |
l1i$ description | direct mapped + |
l2$ description | 8-way set associative + |